{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:23:52Z","timestamp":1772040232434,"version":"3.50.1"},"reference-count":202,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[1996,11,1]],"date-time":"1996-11-01T00:00:00Z","timestamp":846806400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1996,11,1]],"date-time":"1996-11-01T00:00:00Z","timestamp":846806400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1996,11]]},"DOI":"10.1016\/s0167-9260(96)00008-9","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T16:32:26Z","timestamp":1027614746000},"page":"1-94","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":245,"title":["Performance optimization of VLSI interconnect layout"],"prefix":"10.1016","volume":"21","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[]},{"given":"Cheng-Kok","family":"Koh","sequence":"additional","affiliation":[]},{"given":"Patrick H.","family":"Madden","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(96)00008-9_BIB1","series-title":"National Technology Roadmap for Semiconductors","author":"Semiconductor Industry Association","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB2","series-title":"Circuits, Interconnections, and Packaging for VLSI","author":"Bakoglu","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB3","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"246","article-title":"Coping with RC(L) interconnect design headaches","author":"Pileggi","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB4","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/TCAD.1983.1270037","article-title":"Signal delay in RC tree networks","volume":"CAD-2","author":"Rubinstein","year":"1983","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB5","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1063\/1.1697872","article-title":"The transient response of damped linear networks with particular regard to wide-band amplifiers","volume":"19","author":"Elmore","year":"1948","journal-title":"J. Appl. Phys."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB6","series-title":"Proc. 32nd ACM\/IEEE Design Automation Conf.","first-page":"364","article-title":"The Elmore delay as a bound for RC trees with generalized input signals","author":"Gupta","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB7","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1109\/43.365123","article-title":"Optimal wiresizing under the distributed Elmore delay model","volume":"14","author":"Cong","year":"1995","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB8","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1109\/92.335010","article-title":"Simultaneous driver and wire sizing for performance and power optimization","volume":"2","author":"Cong","year":"1994","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB9","series-title":"Proc. Design Automation Conf.","first-page":"182","article-title":"High-performance routing trees with identified critical sinks","author":"Boese","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB10","series-title":"Proc. Design Automation Conf.","first-page":"381","article-title":"Rectilinear Steiner trees with minimum Elmore delay","author":"Boese","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB11","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"387","article-title":"RC interconnect optimization under the Elmore delay model","author":"Sapatnekar","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB12","series-title":"Proc. IEEE Int. Conf. on Computer Design","first-page":"568","article-title":"Optimal wiresizing for interconnects with multiple sources","author":"Cong","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB13","article-title":"SPICE2: a computer program to simulate semiconductor circuits","author":"Nagel","year":"1975","journal-title":"Technical Report ERL-M520"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB14","series-title":"Proc. IEEE Int. Conf. on Computer Design","first-page":"81","article-title":"Fidelity and near-optimality of Elmore-based routing constructions","author":"Boese","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB15_1","doi-asserted-by":"crossref","DOI":"10.1145\/238997.239018","article-title":"Optimal wire sizing for interconnects with multiple sources","author":"Cong","year":"1996","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB15_2","author":"Cong","year":"1995","journal-title":"UCLA Tech. Report 95-00031"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB16","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"66","article-title":"Bounded-skew clock and Steiner routing under Elmore delay","author":"Cong","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB17","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/43.45867","article-title":"Asymptotic waveform evaluation for timing analysis","volume":"9","author":"Pillage","year":"1990","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB18","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"144","article-title":"A sequential quadratic programming approach to concurrent gate and wire sizing","author":"Menezes","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB19","series-title":"Proc. IEEE Multi-Chip Module Conf.","first-page":"105","article-title":"Two-pole analysis of interconnection trees","author":"Kahng","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB20","doi-asserted-by":"crossref","first-page":"763","DOI":"10.1109\/43.285250","article-title":"RICE: rapid interconnect circuit evaluation using AWE","volume":"13","author":"Ratzlaff","year":"1994","journal-title":"IEEE Trans. Comput.-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB21","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/92.386230","article-title":"Exact moment matching model of transmission lines and application to interconnect delay estimation","volume":"3","author":"Yu","year":"1995","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB22","series-title":"Physical Design for Multichip Modules","author":"Sriram","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB23","series-title":"Proc. European Design Automation Conf.","first-page":"164","article-title":"Optimal equivalent circuits for interconnect delay calculations using moments","author":"Kahng","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB24","series-title":"Proc. IEEE Multi-Chip Module Conf.","first-page":"594","article-title":"Moment models of general transmission line with application to MCM interconnect analysis","author":"Yu","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB25","series-title":"Proc. 32nd ACM\/IEEE Design Automation Conf.","first-page":"358","article-title":"Transmission line synthesis","author":"Krauter","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB26","article-title":"Timing models for MOS circuits","author":"Horowitz","year":"1984"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB27","series-title":"Proc. 4th ACM\/SIGDA Physical Design Workshop","first-page":"32","article-title":"High performance multichip interconnection design","author":"Zhou","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB28","series-title":"Proc. IEEE Int. Symp. on Circuits and Systems","first-page":"2125","article-title":"Propagation delay in RLC interconnection networks","author":"Gao","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB29","series-title":"Proc. IEEE Int. Symp. on Circuits and Systems","first-page":"2129","article-title":"A two-pole circuit model for VLSI high-speed interconnection","author":"Zhou","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB30","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/BF01673903","article-title":"A simplified synthesis of transmission lines with a tree structure","author":"Zhou","year":"1994","journal-title":"Int. J. Analog Integrated Circuits Signal Processing"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB31","article-title":"Accurate analytical delay models for VLSI interconnects","author":"Kahng","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB32_1","article-title":"Analytical delay model for VLSI interconnects under ramp input","author":"Kahng","year":"1996","journal-title":"UCLA CS Dept. TR-960015"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB32_2","series-title":"Proc. Int. Conf. on Computer-Aided Design","author":"Kahng","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB33","series-title":"Proc. 33rd Design Automation Conf.","first-page":"611","article-title":"An explicit RC-circuit delay approximation based on the first three moments of the impulse response","author":"Tutuianu","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB34","series-title":"Principles of CMOS VLSI Design: a Systems Perspective","author":"Weste","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB35","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/TCAD.1987.1270271","article-title":"CMOS circuit speed and buffer optimization","author":"Hedenstierna","year":"1987","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB36","series-title":"Proc. 6th Asilomar Conf. on Circuits and Systems","first-page":"424","article-title":"A circuit model for predicting transient delays in LSI logic systems","author":"Pilling","year":"1972"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB37","series-title":"Proc. 21st Design Automation Conf.","first-page":"542","article-title":"Switch-level delay models for digital MOS VLSI","author":"Ousterhout","year":"1984"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB38","doi-asserted-by":"crossref","first-page":"1526","DOI":"10.1109\/43.331409","article-title":"Modeling the effective capacitance for the RC interconnect of CMOS gates","volume":"13","author":"Qian","year":"1994","journal-title":"IEEE Trans. Comput.-Aided Des. Integrated Circuits Systems"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB39","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"512","article-title":"Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation","author":"O'Brien","year":"1989"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB40","series-title":"Proc. IEEE MultiChip Module Conf.","first-page":"202","article-title":"Efficient gate delay modeling for large interconnect loads","author":"Kahng","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB41","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"606","article-title":"Performance-driven interconnect design based on distributed RC delay model","author":"Cong","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB42","series-title":"On Optimal Interconnections for VLSI","author":"Kahng","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB43","first-page":"48","article-title":"On the shortest spanning subtree of a graph","volume":"7","author":"Kruskal","year":"1956"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB44","first-page":"1398","article-title":"Shortest connecting networks","volume":"31","author":"Prim","year":"1957","journal-title":"Bell System Tech. J."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB45","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1137\/0209017","article-title":"Voronoi diagrams in l1 (l\u221e) metrics with 2-dimensional storage applications","volume":"9","author":"Lee","year":"1980","journal-title":"SIAM J. Comput."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB46","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1002\/net.3230220105","article-title":"Steiner tree problems","volume":"22","author":"Hwang","year":"1992","journal-title":"Networks"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB47","series-title":"Computers and Intractability","author":"Garey","year":"1979"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB48","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1137\/0114025","article-title":"On Steiner's problem with rectilinear distance","volume":"14","author":"Hanan","year":"1966","journal-title":"SIAM J. Appl. Math."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB49","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1137\/0130013","article-title":"On Steiner minimal trees with rectilinear distance","volume":"30","author":"Hwang","year":"1976","journal-title":"SIAM J. Appl. Math."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB50","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1109\/43.46785","article-title":"New algorithms for the rectilinear Steiner tree problem","volume":"9","author":"Ho","year":"1990","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB51","doi-asserted-by":"crossref","first-page":"893","DOI":"10.1109\/43.144853","article-title":"A new class of iterative Steiner tree heuristics with good performance","volume":"11","author":"Kahng","year":"1992","journal-title":"Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB52","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1016\/0196-6774(87)90032-0","article-title":"The 1-Steiner tree problem","volume":"8","author":"Georgakopoulos","year":"1987","journal-title":"J. Algorithms"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB53","first-page":"221","article-title":"Efficient greedy heuristics for Steiner tree problems using reoptimization and supermodularity","volume":"28","author":"Minoux","year":"1990","journal-title":"INFOR"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB54","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1007\/BF01762114","article-title":"Two probabilistic results on rectilinear Steiner trees","volume":"3","author":"Bern","year":"1988","journal-title":"Algorithmica"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB55","doi-asserted-by":"crossref","first-page":"1563","DOI":"10.1109\/43.331412","article-title":"An edge-based heuristic for Steiner routing","volume":"13","author":"Borah","year":"1994","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB56","series-title":"Proc. Int. Conf. on Computer Design","first-page":"174","article-title":"Critical net routing","author":"Cohoon","year":"1991"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB57","first-page":"170","article-title":"Performance-driven global routing for cell based ICs","author":"Cong","year":"1991","journal-title":"IEEE Int. Conf. Computer Design"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB58","doi-asserted-by":"crossref","first-page":"739","DOI":"10.1109\/43.137519","article-title":"Provably good performance-driven global routing","volume":"11","author":"Cong","year":"1992","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB59","series-title":"Proc. ACM Symp. Principles of Distributed Computing","first-page":"177","article-title":"Cost-sensitive analysis of communication protocols","author":"Awerbuch","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB60","series-title":"Proc. Symp. on Discrete Algorithms","first-page":"243","article-title":"Balancing minimum spanning trees and shortest-path trees","author":"Khuller","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB61","series-title":"Proc. Int. Symp. on Circuits and Systems","first-page":"1869","article-title":"A direct combination of the prim and Dijkstra construction for improved performanced-driven global routing","author":"Alpert","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB62","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"171","article-title":"Performance oriented rectilinear Steiner trees","author":"Lim","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB63","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1007\/BF01386390","article-title":"A note on two problems in connection with graphs","volume":"1","author":"Dijkstra","year":"1959","journal-title":"Numer. Math."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB64","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1007\/BF01758762","article-title":"The rectilinear Steiner arboresence problem","author":"Rao","year":"1992","journal-title":"Algorithmica"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB65","series-title":"Proc. Int. Symp. on Circuits and Systems","first-page":"1157","article-title":"Performance driven routing with multiple sources","author":"Cong","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB66","series-title":"Proc. Computational Geometry Conf.","first-page":"276","article-title":"Bounded-diameter minimum spanning trees and related problems","author":"Ho","year":"1989"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB67","doi-asserted-by":"crossref","DOI":"10.1109\/ISCAS.1995.521486","article-title":"Performance driven routing with multiple sources","author":"Cong","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB68","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"48","article-title":"A timing-driven global router for custom chip design","author":"Prasitjutrakul","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB69","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1109\/JSSC.1983.1051966","article-title":"Approximation of wiring delay in MOS-FET LSI","volume":"4","author":"Sakurai","year":"1983","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB70","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"177","article-title":"Performance-driven Steiner tree algorithms for global routing","author":"Hong","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB71","first-page":"195","article-title":"The Steiner problem in graphs","volume":"I","author":"Dreyfus","year":"1972","journal-title":"Networks"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB72","doi-asserted-by":"crossref","first-page":"1417","DOI":"10.1109\/43.476573","article-title":"Near-optimal critical sink routing tree constructions","volume":"14","author":"Boese","year":"1995","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB73","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"392","article-title":"Minimal delay interconnect design using alphabetic trees","author":"Vittal","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB74","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"395","article-title":"New performance driven routing techniques with explicit area\/delay tradeoff and simultaneous wire sizing","author":"Lillis","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB75","series-title":"Proc. European Design Automation Conf.","article-title":"Post routing performance optimization via tapered link insertion and wiresizing","author":"Xue","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB76","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"575","article-title":"Post routing performance optimization via multi-link insertion and non-uniform wiresizing","author":"Xue","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB77","first-page":"106","article-title":"An optimized output stage for MOS integrated circuits","volume":"SC-10","author":"Lin","year":"1975","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB78","series-title":"Introduction to VLSI Systems","author":"Mead","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB79","doi-asserted-by":"crossref","DOI":"10.1142\/S0129156496000128","article-title":"On the optimal drivers for high-speed low power ICs","author":"Zhou","year":"1996","journal-title":"Int. J. High Speed Electron. System"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB80","doi-asserted-by":"crossref","first-page":"468","DOI":"10.1109\/JSSC.1984.1052168","article-title":"Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits","volume":"SC-19","author":"Veendrick","year":"1984","journal-title":"IEEE J. Solid-State circuits"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB81","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"326","article-title":"TILOS: a posynomial programming approach to transistor sizing","author":"Fishburn","year":"1985"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB82","series-title":"Proc. IEEE Custom Integrated Circuits Conf.","first-page":"9.3.1","article-title":"IDEAS: A delay estimator and transistor sizing tool for CMOS circuits","author":"Sapatnekar","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB83","series-title":"Proc. 24th ACM\/IEEE Design Automation Conf.","first-page":"121","article-title":"Transistor sizing in CMOS circuits","author":"Cirit","year":"1987"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB84","series-title":"Proc. 24 ACMIEEE Design Automation Conf.","first-page":"114","article-title":"AESOP: A tool for automatic transistor sizing","author":"Hedlund","year":"1987"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB85","article-title":"Transistor size optimization of digital VLSI circuits","author":"Marple","year":"1986"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB86","series-title":"Proc. Custom Integrated Circuits Conf.","first-page":"17.3.1","article-title":"MOSIZ: A two-step transistor sizing algorithm based on optimal timing assignment method for multi-stage complex gates","author":"Dai","year":"1989"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB87","first-page":"185","article-title":"Transistor sizing for large combinational digital CMOS circuits","volume":"10","author":"Heulser","year":"1991","journal-title":"Integration VLSI J."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB88","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1016\/S0167-9260(06)80015-5","article-title":"iCOACH: a circuit optimization aid for CMOS high-performance circuits","volume":"10","author":"Chen","year":"1991","journal-title":"Integration VLSI J."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB89","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1137\/1022058","article-title":"Geometric programming: methods, computations and applications","volume":"22","author":"Ecker","year":"1980","journal-title":"SIAM Rev."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB90","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1109\/4.1000","article-title":"Optimization based transistor sizing","author":"Shyu","year":"1988","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB91","doi-asserted-by":"crossref","first-page":"1621","DOI":"10.1109\/43.248073","article-title":"An exact solution to the transistor sizing problem for CMOS circuits using convex optimization","author":"Sapatnekar","year":"1993","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB92","series-title":"Proc. IEEE Foundations of Computer Science","first-page":"338","article-title":"A new algorithm for minimizing convex functions over convex set","author":"Vaidya","year":"1989"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB93","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/43.46799","article-title":"Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area and dynamic power dissipation","volume":"9","author":"Hoppe","year":"1990","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB94","series-title":"Proc. European Design Automation Conf.","first-page":"217","article-title":"Gate sizing in MOS digital circuits with linear programming","author":"Berkelaar","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB95","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"474","article-title":"Computing the entire active area\/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator","author":"Berkelaar","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB96","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"378","article-title":"LP based cell selection with constraints of timing, area and power consumption","author":"Tamiya","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB97","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"422","article-title":"An iterative gate sizing approach with accurate delay evaluation","author":"Chen","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB98","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"353","article-title":"Algorithms for library-specific sizing of combinational logic","author":"Chan","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB99","doi-asserted-by":"crossref","first-page":"1317","DOI":"10.1109\/43.170993","article-title":"A cell-based approach to performance optimization of fanout-free circuits","volume":"11","author":"Hinsberger","year":"1992","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB100","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/43.298040","article-title":"Strongly NP-hard discrete gate-size problems","volume":"13","author":"Li","year":"1994","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB101","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"478","article-title":"On the circuit implementation problem","author":"Li","year":"1992"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB102","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"349","article-title":"Delay and area optimization in standard-cell design","author":"Lin","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB103","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"220","article-title":"A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area","author":"Chuang","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB104","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"463","article-title":"Power vs. delay in gate sizing: conflicting objectives?","author":"Chuang","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB105","series-title":"Proc. IEEE Custom Integrated Circuits Conf.","first-page":"9.4.1","article-title":"Delay and area optimization for discrete gate sizes under double-sided timing constraints","author":"Chuang","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB106","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"467","article-title":"Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization","author":"Sathyamurthy","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB107","series-title":"Proc. Int. Symp. on Circuits and Systems","first-page":"865","article-title":"Buffer placement in distributed RC-tree networks for minimal Elmore delay","author":"van Ginneken","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB108","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"634","article-title":"Optimal wiresizing under the distributed Elmore delay model","author":"Cong","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB109","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"487","article-title":"Optimal wire sizing formula under the Elmore delay model","author":"Chen","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB110","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"405","article-title":"Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation","author":"Chen","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB111","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"418","article-title":"RC interconnect synthesis - a moment fitting approach","author":"Menezes","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB112","series-title":"Proc. IEEE Multi-Chip Module Conf.","first-page":"117","article-title":"A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologies","author":"Xue","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB113","series-title":"Proc. 32nd ACM\/IEEE Design Automation Conf.","first-page":"690","article-title":"Simultaneous gate and interconnect sizing for circuit-level delay optimization","author":"Menezes","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB114","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"138","article-title":"Optimal wire sizing and buffer insertion for low power and a generalized delay model","author":"Lillis","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB115_1","series-title":"Proc. ACM\/SIGDA Physical Design Workshop","article-title":"Simultaneous transistor and interconnect sizing based on the general dominance property","author":"Cong","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB115_2","author":"Cong","year":"1995","journal-title":"UCLA Computer Science, Tech. Report 95-00046"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB116","series-title":"Proc. Int. Conf. on Computer-Aided Design","article-title":"An efficient approach to simultaneous transistor and interconnect sizing","author":"Cong","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB117","series-title":"Proc. IEEE Custom Integrated Circuits Conf.","first-page":"549","article-title":"Interconnect design using convex optimization","author":"Sancheti","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB118","series-title":"Proc. Int. Symp. on Low Power Electronics and Design","first-page":"271","article-title":"Simultaneous buffer and wire sizing for performance and power optimization","author":"Cong","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB119","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"576","article-title":"A gate-delay model for high-speed CMOS circuits","author":"Dartu","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB120","first-page":"144","article-title":"A fast algorithm for nonlinear constrained optimization calculations","author":"Powell","year":"1978"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB121","series-title":"Proc. Int. Symp. on Circuits and Systems","first-page":"463","article-title":"Dynamically-wiresized Elmore-based routing constructions","author":"Hodes","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB122","series-title":"Circuit Analysis, Simulation and Design \u2014 Part 2","author":"Wyatt","year":"1987"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB123","series-title":"Proc. Int. Conf. on Computer-Aided Design","article-title":"Buffered Steiner tree construction with wire sizing for interconnect layout optimization","author":"Okamoto","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB124","series-title":"Proc. ACM\/SIGDA Physical Design Workshop","first-page":"1","article-title":"Interconnect layout optimization by simultaneous Steiner tree construction and buffer insertion","author":"Okamoto","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB125","series-title":"Proc. 6th Great Lakes Symp. on VLSI","article-title":"Simultaneous routing and buffer insertion for high performance interconnect","author":"Lillis","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB126","series-title":"Proc. IEEE 5th Int. ASIC Conf.","first-page":"1.1.1","article-title":"Zero-skew clock routing trees with minimum wirelength","author":"Boese","year":"1992"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB127","first-page":"569","article-title":"Minimum skew and minimum path length routing in VLSI layout design","volume":"32","author":"Edahiro","year":"1991","journal-title":"NEC Res. Dev."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB128","series-title":"Proc. IEEE Asia-Pacific Conf. on Circuits and Systems","first-page":"41","article-title":"Minimum path-length equi-distant routing","author":"Edahiro","year":"1992"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB129","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"336","article-title":"Exact zero skew","author":"Tsay","year":"1991"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB130","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"518","article-title":"Zero skew clock net routing","author":"Chao","year":"1992"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB131","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1109\/82.204128","article-title":"Zero skew clock routing with minimum wire length","volume":"39","author":"Chao","year":"1992","journal-title":"IEEE Trans. Circuits Systems"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB132","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"612","article-title":"A clustering-based optimization algorithm in zero-skew routing","author":"Edahiro","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB133","first-page":"215","article-title":"Minimum-cost bounded-skew clock routing","volume":"Vol. 1","author":"Cong","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB134","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"508","article-title":"On the bounded-skew routing tree problem","author":"Huang","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB135","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"473","article-title":"Perfect-balance planar clock routing with minimal path-length","author":"Zhu","year":"1992"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB136","series-title":"Proc. European Design Automation Conf.","first-page":"440","article-title":"Planar-DME: improved planar zero-skew clock routing with minimum path-length delay","author":"Kahng","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB137","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"213","article-title":"Low-cost single-layer clock trees with exact zero Elmore delay skew","author":"Kahng","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB138","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"556","article-title":"Skew and delay optimization for reliable buffered clock trees","author":"Pullela","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB139","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"563","article-title":"Delay minimization for zero-skew routing","author":"Edahiro","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB140","series-title":"Proc. IEEE Custom Integrated Circuits Conf.","first-page":"9.6.1","article-title":"Skew reduction in clock trees using wire width optimization","author":"Menezes","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB141","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"165","article-title":"Reliable non-zero skew clock tree using wire width optimization","author":"Pullela","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB142","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"280","article-title":"Skew sensitivity minimization of buffered clock tree","author":"Chung","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB143","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"284","article-title":"Process-variation-tolerant clock skew minimization","author":"Lin","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB144","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"491","article-title":"Buffer insertion and sizing under process variations for low power clock distribution","author":"Xi","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB145","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"497","article-title":"Power optimal buffered clock tree design","author":"Vittal","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB146","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"62","article-title":"Activity-driven clock design for low power circuits","author":"T\u00e9llez","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB147","series-title":"Proc. Int. Workshop of Low Power Design","first-page":"87","article-title":"Low power clock distribution based on area pad interconnect for multichip modules","author":"Zhu","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB148","series-title":"Proc. 36th Midwest Symp. on Circuits and Systems","first-page":"468","article-title":"Topological design of clock distribution networks based on non-zero clock skew specifications","author":"Neves","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB149","series-title":"Proc. IEEE Int. Symp. on Circuits and Systems","first-page":"4.175","article-title":"Circuit synthesis of clock distribution networks based on non-zero clock skew","author":"Neves","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB150","series-title":"Proc. IEEE Int. Symp. on Circuits and Systems","first-page":"3.1577","article-title":"Minimizing power dissipation in non-zero skew-based clock distribution networks","author":"Neves","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB151","series-title":"Proc. IEEE Asia-Pacific Conf. on Circuits and Systems","first-page":"12","article-title":"The application of localized clock distribution design to improving the performance of retimed sequential circuits","author":"Friedman","year":"1992"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB152","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"234","article-title":"Retiming with non-zero clock skew, variable register and iterconnect delay","author":"Soyata","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB153","series-title":"Proc. IEEE Int. Symp. on Circuits and Systems","first-page":"3.1748","article-title":"Monotonicity constraints on path delays for efficient retiming with localized clock skew and variable register delay","author":"Soyata","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB154","series-title":"Clock Distribution Networks in VLSI Circuits and Systems: A Selected Reprint Volume","year":"1995"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB155","first-page":"44","article-title":"Synchronizing large systolic arrays","volume":"341","author":"Fisher","year":"1982"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB156","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/TC.1983.1676220","article-title":"Asynchronous and clocked control structures for VLSI based interconnection networks","volume":"C-32","author":"Wann","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB157","series-title":"Proc. Int. Conf. on Computer Design","first-page":"778","article-title":"Reduction of clock delays in VLSI structures","author":"Dhar","year":"1984"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB158","series-title":"Proc. IEEE Int. Conf. on Computer Design","first-page":"118","article-title":"A symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits","author":"Bakoglu","year":"1986"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB159","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"573","article-title":"Clock routing for high performance ICs","author":"Jackson","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB160","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"322","article-title":"High-performance clock routing based on recursive geometric matching","author":"Kahng","year":"1991"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB161","doi-asserted-by":"crossref","first-page":"1157","DOI":"10.1109\/43.238608","article-title":"Matching-based methods for high-performance clock routing","volume":"12","author":"Cong","year":"1993","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB162","series-title":"Proc. IEEE Int. ASIC Conf.","first-page":"14:5.1","article-title":"On clock routing for general cell layouts","author":"Cong","year":"1991"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB163","series-title":"Proc. 33rd Design Automation Conf.","first-page":"401","article-title":"Constructing lower and upper bounded delay routing trees using linear programming","author":"Oh","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB164","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"552","article-title":"Wire length and delay minimization in general clock net routing","author":"Chou","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB165","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"375","article-title":"An efficient zero-skew routing algorithm","author":"Edahiro","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB166","series-title":"Proc. 33rd Design Automation Conf.","first-page":"383","article-title":"Useful-skew clock routing with gate sizing for low power design","author":"Xi","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB167","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"628","article-title":"Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models","author":"Zhu","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB168","series-title":"Proc. 30th ACM\/IEEE Design Automation Conf.","first-page":"726","article-title":"S-parameter based macro model of distributed-lumped networks using exponentially decayed polynomial function","author":"Liao","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB169","series-title":"Proc. 33rd Design Automation Conf.","first-page":"389","article-title":"Sizing of clock distribution networks for high performance CPU chips","author":"Desai","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB170","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1016\/0026-2692(92)90026-W","article-title":"Effective buffer insertion of clock tree for high-speed VLSI circuits","volume":"23","author":"Wu","year":"1992","journal-title":"Microelectro. J."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB171","series-title":"Proc. European Design and Test Conf.","article-title":"An algorithm for zero-skew clock tree routing with buffer insertion","author":"Chen","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB172","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"219","article-title":"Clock period constrained minimal buffer insertion in clock trees","author":"T\u00e9llez","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB173","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"537","article-title":"A buffer distribution algorithm for high-speed clock routing","author":"Cho","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB174","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"398","article-title":"A clock distribution scheme for non-symmetric VLSI circuits","author":"Ramanathan","year":"1989"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB175","doi-asserted-by":"crossref","first-page":"945","DOI":"10.1109\/12.55696","article-title":"Clock skew optimization","volume":"39","author":"Fishburn","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB176","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"289","article-title":"A specified delay accomplishing clock router using multiple layers","author":"Seki","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB177","series-title":"Proc. Int. Symp. on Circuits and Systems","first-page":"1929","article-title":"Combinational profiles of sequential benchmark circuits","author":"Brglez","year":"1989"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB178","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"180","article-title":"A new global router for row-based layout","author":"Lee","year":"1988"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB179","series-title":"Proc. IEEE Int. Conf. on Comput.-Aided Des.","first-page":"176","article-title":"A new algorithm for standard cell global routing","author":"Cong","year":"1988"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB180","series-title":"Proc. 28th ACM\/IEEE Design Automation Conf.","first-page":"316","article-title":"A global router using an efficient approximate multicommodity multiterminal flow algorithm","author":"Carden","year":"1991"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB181","doi-asserted-by":"crossref","first-page":"860","DOI":"10.1109\/43.31546","article-title":"Generation of performance constraints for layout","volume":"8","author":"Nair","year":"1989","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB182","series-title":"Proc. ACM\/IEEE Design Automation Conf.","first-page":"536","article-title":"Iterative and adaptive slack allocation for performance-driven layout and FPGA routing","author":"Frankle","year":"1992"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB183","series-title":"Proc. 5th ACM\/SIGDA ACM\/SIGDA Physical Design Workshop","first-page":"234","article-title":"A graph-based delay budgeting algorithm for large scale timing-driven placement problem","author":"T\u00e9llez","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB184","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"697","article-title":"A spacing algorithm for performance enhancement and cross-talk reduction","author":"Chaudhary","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB185","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"692","article-title":"Minimum crosstalk channel routing","author":"Gao","year":"1993"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB186","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"610","article-title":"Minimum crosstalk switchbox routing","author":"Gao","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB187","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"616","article-title":"Techniques for crosstalk avoidance in the physical design of high-performance digital systems","author":"Kirkpatrick","year":"1994"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB188","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","article-title":"Post global routing crosstalk risk estimation and reduction","author":"Xue","year":"1996"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB189","doi-asserted-by":"crossref","first-page":"1108","DOI":"10.1109\/43.39072","article-title":"SILK: a simulated evolution router","volume":"8","author":"Lin","year":"1989","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB190","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"56","article-title":"Touch and cross router","author":"Kawamura","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB191","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"52","article-title":"Rubber band routing and dynamic data representation","author":"Dai","year":"1990"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB192","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/43.466343","article-title":"An efficient multilayer MCM router based on four-via routing","author":"Khoo","year":"1995","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB193","first-page":"167","article-title":"Transistor sizing for minimizing power consumption of CMOS circuit under delay constraint","author":"Khoo","year":"1995","journal-title":"Proc. Int. Symp. on Lower Power Design"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB194","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1109\/43.365122","article-title":"Timing and area optimization for standard-cell VLSI circuit design","author":"Chuang","year":"1995","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB195","first-page":"53","article-title":"Synchronous vs asynchronous computation in VLSI array processor","volume":"341","author":"Kung","year":"1982"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB196","doi-asserted-by":"crossref","first-page":"431","DOI":"10.1137\/0111030","article-title":"An algorithm for least-squares estimation of nonlinear parameters","volume":"11","author":"Marquardt","year":"1963","journal-title":"SIAM J. Appl. Math."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB197","first-page":"413","article-title":"Timing model accuracy issues and automated library characterization","volume":"A-22","author":"Martinez","year":"1993","journal-title":"IFIP Trans. A (Comput. Sc. Technol.)"},{"key":"10.1016\/S0167-9260(96)00008-9_BIB198","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1080\/03052157908902401","article-title":"Steiner trees, Steiner circuits and the interference problem in building design","volume":"30","author":"Smith","year":"1979","journal-title":"Eng. Optim."},{"key":"10.1016\/S0167-9260(96)00008-9_BIB199","series-title":"Proc. Int. Symp. on Lower Power Design","first-page":"167","article-title":"Transistor sizing for minimizing power consumption of CMOS circuit under delay constraints","author":"Borah","year":"1995"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926096000089?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926096000089?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:09:25Z","timestamp":1759136965000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926096000089"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,11]]},"references-count":202,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1996,11]]}},"alternative-id":["S0167926096000089"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(96)00008-9","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[1996,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Performance optimization of VLSI interconnect layout","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(96)00008-9","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1996 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}