{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T18:44:17Z","timestamp":1759776257441,"version":"3.44.0"},"reference-count":52,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1996,12,1]],"date-time":"1996-12-01T00:00:00Z","timestamp":849398400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1996,12,1]],"date-time":"1996-12-01T00:00:00Z","timestamp":849398400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1996,12]]},"DOI":"10.1016\/s0167-9260(96)00010-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T16:32:26Z","timestamp":1027614746000},"page":"143-170","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":18,"title":["Modelling, analysis and synthesis of asynchronous control circuits using Petri nets"],"prefix":"10.1016","volume":"21","author":[{"given":"A.V.","family":"Yakovlev","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.M.","family":"Koelmans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Semenov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.J.","family":"Kinniment","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"1994","series-title":"Amulet1 workshop: Presentation materials","author":"Furber","key":"10.1016\/S0167-9260(96)00010-7_BIB1"},{"issue":"6","key":"10.1016\/S0167-9260(96)00010-7_BIB2","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","article-title":"Micropipelines","volume":"32","author":"Sutherland","year":"1989","journal-title":"Comm. ACM"},{"year":"1989","series-title":"Communication and Concurrency","author":"Milner","key":"10.1016\/S0167-9260(96)00010-7_BIB3"},{"year":"1994","series-title":"Specification of the Manchester Amulet1: Top Level Spec","author":"Birtwistle","key":"10.1016\/S0167-9260(96)00010-7_BIB4"},{"year":"1994","series-title":"Petri-net Modelling of the AMULET1 Address Interface, Lake District, England","author":"Nicklin","key":"10.1016\/S0167-9260(96)00010-7_BIB5"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB6","series-title":"Internat. Conf. on Application and Theory of Petri Nets","first-page":"344","article-title":"Petri nets and parallel bus controller design","author":"Yakovlev","year":"1990"},{"article-title":"Representing and modeling digital circuits","year":"1993","author":"Rokicki","key":"10.1016\/S0167-9260(96)00010-7_BIB7"},{"article-title":"A probabilistic approach to timing analysis for synthesis and its application to microprocessor interface design","year":"1994","author":"Escalante","key":"10.1016\/S0167-9260(96)00010-7_BIB8"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB9","series-title":"Design Automation Conf. (DAC96)","first-page":"59","article-title":"Verification of asynchronous circuits using time Petri net unfolding","author":"Semenov","year":"1996"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB10","series-title":"Internat. Conf. on Computer Design (ICCD)","first-page":"442","article-title":"Performance analysis and optimization of asynchronous circuits","author":"Kudva","year":"1994"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB11","series-title":"Internat. Symp. on Advanced Research in Asynchronous Circuits and Systems (Async94)","first-page":"166","article-title":"A technique to estimate power in asynchronous circuits","author":"Kudva","year":"1994"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB12","first-page":"541","article-title":"Petri nets: properties, analysis and applications","volume":"77","author":"Murata","year":"1989"},{"year":"1981","series-title":"Petri Net Theory and the Modeling of Systems","author":"Peterson","key":"10.1016\/S0167-9260(96)00010-7_BIB13"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB14","series-title":"Internat. Workshop on Timed Petri Nets","first-page":"199","article-title":"Signal graphs: from self-timed to timed ones","author":"Rosenblum","year":"1985"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB15","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1016\/S0167-9260(86)80002-5","article-title":"On the models for designing VLSI asynchronous digital systems","volume":"4","author":"Chu","year":"1986","journal-title":"Integration: the VLSI J."},{"year":"1990","series-title":"Self-Timed Control of Concurrent Processes","author":"Varshavsky","key":"10.1016\/S0167-9260(96)00010-7_BIB16"},{"year":"1980","series-title":"System Timing","author":"Seitz","key":"10.1016\/S0167-9260(96)00010-7_BIB17"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB18","series-title":"Proc. Design Automation Conf.","article-title":"Performance analysis based on timing simulation","author":"Nilesen","year":"1994"},{"article-title":"The design and implementation of an asynchronous microprocessor","year":"1994","author":"Paver","key":"10.1016\/S0167-9260(96)00010-7_BIB19"},{"issue":"2","key":"10.1016\/S0167-9260(96)00010-7_BIB20","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/92.386226","article-title":"Investigation into macropipeline latch design styles","volume":"3","author":"Day","year":"1995","journal-title":"IEEE Trans. VSLI Systems"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB21","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1102.003.0006","article-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits","author":"Dill","year":"1988"},{"article-title":"Translating programs into delay-insensitive circuits","year":"1989","author":"Ebergen","key":"10.1016\/S0167-9260(96)00010-7_BIB22"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB23","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1007\/BF00709154","article-title":"Stubborn attack on state explosion","volume":"1","author":"Valmari","year":"1991","journal-title":"Formal Methods in System Des."},{"article-title":"PROD: \u2014 A Pr\/T-net reachability analysis tool","year":"1993","author":"Gr\u00f6nberg","key":"10.1016\/S0167-9260(96)00010-7_BIB24"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB25","series-title":"Proc. Second Working Conf. on Asynchronous Design Methodologies","first-page":"32","article-title":"Designing an asynchronous pipeline token ring interface","author":"Yakovlev","year":"1995"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB26","series-title":"15th Internat. Conf. on Application and Theory of Petri Nets","first-page":"416","article-title":"Petri net analysis using boolean manipulation","author":"Pastor","year":"1994"},{"year":"1993","series-title":"Symbolic Model Checking","author":"McMillan","key":"10.1016\/S0167-9260(96)00010-7_BIB27"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB28","series-title":"Proc. European Design and Test Conf. (EDTC'95)","first-page":"325","article-title":"Checking STG implementability by symbolic BDD traversal","author":"Kondratyev","year":"1995"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB29","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1016\/0304-3975(81)90112-2","article-title":"Events, structures and domains","volume":"13","author":"Nielsen","year":"1980","journal-title":"Theoret. Comput. Sci."},{"issue":"1","key":"10.1016\/S0167-9260(96)00010-7_BIB30","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1007\/BF01384314","article-title":"A technique of state space search based on unfolding","volume":"6","author":"McMillan","year":"1995","journal-title":"Formal Methods in System Design"},{"article-title":"Event-based framework for verification of high-level models of asynchronous circuits","year":"1994","author":"Semenov","key":"10.1016\/S0167-9260(96)00010-7_BIB31"},{"article-title":"An improvement of McMillan's unfolding algorithm","year":"1995","author":"Esparza","key":"10.1016\/S0167-9260(96)00010-7_BIB32"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB33","series-title":"Proc. Internat. Conf. on Computer Hardware Description Languages (CHDL'95)","article-title":"Combining partial orders and symbolic traversal for efficient verification of asynchronous circuits","author":"Semenov","year":"1995"},{"issue":"3","key":"10.1016\/S0167-9260(96)00010-7_BIB34","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/32.75415","article-title":"Modeling and verification of time dependent systems using time Petri nets","volume":"17","author":"Berthomieu","year":"1991","journal-title":"IEEE Trans. Software Eng."},{"article-title":"Verification of bounded delay asynchronous circuits with timed traces","year":"1994","author":"Yoneda","key":"10.1016\/S0167-9260(96)00010-7_BIB35"},{"article-title":"Timing analysis and verification of timed asynchronous circuits","year":"1995","author":"Hulgaard","key":"10.1016\/S0167-9260(96)00010-7_BIB36"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB37","series-title":"Proc. IEEE COMPCON","first-page":"223","article-title":"The description and realization of digital systems","author":"Patil","year":"1972"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB38","first-page":"261","article-title":"Compilation of process algebra expressions into delay insensitive circuits","volume":"140","author":"Jesshope","year":"1983"},{"year":"1993","series-title":"Algorithms for Synthesis and Testing of Asynchronous Circuits","author":"Lavagno","key":"10.1016\/S0167-9260(96)00010-7_BIB39"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB40","series-title":"Proc. ICCD-92","first-page":"581","article-title":"Automatic gate-level synthesis of speed-independent circuits","author":"Beerel","year":"1992"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB41","series-title":"Proc. Internat. Conf. on Computer-Aided Design","article-title":"Synthesis of hazard-free asynchronous circuits from graphical specifications","author":"Moon","year":"1991"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB42","series-title":"Proc. DAC-31","first-page":"56","article-title":"Basic gate implementation of speed-independent circuits","author":"Kondratyev","year":"1994"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB43","series-title":"Design Automation Conf. (DAC95)","first-page":"718","article-title":"Externally hazard free implementations of asynchronous circuits","author":"Sawasaki","year":"1995"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB44","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/54.350688","article-title":"High level modelling and design of asynchronous interface logic","volume":"12","author":"Yakovlev","year":"1995","journal-title":"IEEE Design & Test of Comput."},{"article-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"Chu","key":"10.1016\/S0167-9260(96)00010-7_BIB45"},{"article-title":"SIS: a system for sequential circuit synthesis","year":"1992","author":"Sentovich","key":"10.1016\/S0167-9260(96)00010-7_BIB46"},{"article-title":"ASSASSIN: A synthesis system for asynchronous control circuits","year":"1995","author":"Ykman-Couvreur","key":"10.1016\/S0167-9260(96)00010-7_BIB47"},{"article-title":"Designing control logic for counterflow pipeline processor using Petri nets","year":"1995","author":"Yakovlev","key":"10.1016\/S0167-9260(96)00010-7_BIB48"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB49","series-title":"Internat. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU95)","first-page":"221","article-title":"A technique for synthesizing distributed burst-mode circuits","author":"Kudva","year":"1995"},{"article-title":"Synthesis of asynchronous controllers for heterogeneous systems","year":"1994","author":"Yun","key":"10.1016\/S0167-9260(96)00010-7_BIB50"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB51","series-title":"2nd Internat. Symp. on Advanced Research in Asynchronous Circuits and Systems (Async96)","first-page":"222","article-title":"Combining process algebras and Petri nets for the specification and synthesis of asynchronous circuits","author":"Pe\u00f1a","year":"1996"},{"key":"10.1016\/S0167-9260(96)00010-7_BIB52","series-title":"2nd Internat. Symp. on Advanced Research in Asynchronous Circuits and Systems (Async96)","first-page":"232","article-title":"Control resynthesis for control-dominated asynchronous designs","author":"Kolks","year":"1996"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926096000107?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926096000107?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:09:23Z","timestamp":1759136963000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926096000107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,12]]},"references-count":52,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,12]]}},"alternative-id":["S0167926096000107"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(96)00010-7","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1996,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Modelling, analysis and synthesis of asynchronous control circuits using Petri nets","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(96)00010-7","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1996 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}