{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T00:06:29Z","timestamp":1759190789025,"version":"3.44.0"},"reference-count":32,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1997,12,1]],"date-time":"1997-12-01T00:00:00Z","timestamp":880934400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1997,12,1]],"date-time":"1997-12-01T00:00:00Z","timestamp":880934400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1997,12]]},"DOI":"10.1016\/s0167-9260(97)00025-4","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T14:27:12Z","timestamp":1027607232000},"page":"53-77","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs"],"prefix":"10.1016","volume":"24","author":[{"given":"Tetsushi","family":"Koide","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin'ichi","family":"Wakabayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuhiro","family":"Ono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yutaka","family":"Nishimaru","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noriyoshi","family":"Yoshida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"1990","series-title":"Circuits, Interconnections, and Packaging for VLSI","author":"Bakoglu","key":"10.1016\/S0167-9260(97)00025-4_BIB1"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB2","first-page":"1929","article-title":"Combinational profiles of sequential benchmark circuits","volume":"vol. 3","author":"Brglez","year":"1989"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB3","series-title":"Proc. 22nd Design Automation Conf.","first-page":"124","article-title":"Timing influenced layout design","author":"Burstein","year":"1985"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB4","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","article-title":"Design of ion implanted MOSFET's with very small physical dimensions","volume":"vol. SC-9","author":"Dennard","year":"1974","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB5","series-title":"Proc. 27th Design Automation Conf.","first-page":"84","article-title":"Timing driven placement using complete path delays","author":"Donath","year":"1990"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB6","series-title":"Proc. 21st Design Automation Conf.","first-page":"133","article-title":"Chip layout optimization using critical path weigthing","author":"Dunlop","year":"1984"},{"issue":"1","key":"10.1016\/S0167-9260(97)00025-4_BIB7","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/TCAD.1985.1270101","article-title":"A procedure for placement of standard-cell VLSI circuits","volume":"4","author":"Dunlop","year":"1985","journal-title":"IEEE Trans. Computer-Aided Design Integrated Circuits and Systems"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB8","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1063\/1.1697872","article-title":"The transient response of damped linear networks with particular regard to wideband amplifiers","volume":"19","author":"Elmore","year":"1948","journal-title":"J. Appl. Phys."},{"key":"10.1016\/S0167-9260(97)00025-4_BIB9","series-title":"Proc. 19th Design Automation Conf.","first-page":"175","article-title":"A linear-time heuristic for improving network partitions","author":"Fiduccia","year":"1982"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB10","series-title":"Proc. Internat. Conf. on Computer-Aided Design","first-page":"44","article-title":"A new performance driven placement algorithm","author":"Gao","year":"1991"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB11","series-title":"Proc. 30th Design Automation Conf.","first-page":"531","article-title":"Prime: A timing-driven placement tool using a piecewise linear resistive network approach","author":"Hamada","year":"1993"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB12","series-title":"Proc. Internat. Symp. on Circuits and Systems","first-page":"2052","article-title":"A new placement algorithm minimizing path delay","author":"Hasegawa","year":"1991"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB13","series-title":"Proc. Internat. Conf. on Computer-Aided Design","first-page":"88","article-title":"Circuit placement for predictable performance","author":"Hauge","year":"1987"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB14","series-title":"Proc. of 26th Design Automation Conf.","first-page":"122","article-title":"ORCA: A sea-of-gates place and route system","author":"Igusa","year":"1989"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB15","series-title":"Proc. 27th Design Automation Conf.","first-page":"370","article-title":"Performance-driven placement of cell based IC's","author":"Jackson","year":"1989"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB16","series-title":"Proc. Internat. Conf. on Computer-Aided Design","first-page":"328","article-title":"A fast algorithm for performance-driven placement","author":"Jackson","year":"1990"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB17","series-title":"Proc. of Asia and South Pacific Design Automation Conf.","first-page":"133","article-title":"Par-POPINS: A timing driven parallel placement method with the Elmore delay model for row based VLSIs","author":"Koide","year":"1997"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB18","series-title":"Proc. 28th Design Automation Conf.","first-page":"265","article-title":"Benchmarks for layout synthesis \u2014 Evolution and current status","author":"Kozminski","year":"1991"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB19","series-title":"Proc. Asia-Pacific Conf. on Circuits and Systems","first-page":"23","article-title":"Recent advances in timing-driven physical design","author":"Kuh","year":"1992"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB20","series-title":"Proc. Internat. Conf. on Computer-Aided Design","first-page":"94","article-title":"Timing driven placement","author":"Marek-Sadowska","year":"1989"},{"article-title":"Timing driven placement with path delay constraints in VLSI layout","year":"1992","author":"Mishima","key":"10.1016\/S0167-9260(97)00025-4_BIB21"},{"article-title":"MINOS 5.4 user's guide","year":"1995","author":"Murtagh","key":"10.1016\/S0167-9260(97)00025-4_BIB22"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB23","series-title":"Proc. Internat. Symp. on Circuits and Systems","first-page":"872","article-title":"Timing-driven placement for general cell layout","author":"Ogawa","year":"1990"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB24","series-title":"Proc. Internat. Conf. on Computer-Aided Design","first-page":"377","article-title":"SPEED, Fast and efficient timing driven placement","author":"Riess","year":"1995"},{"year":"1994","series-title":"TimberWolf 6.0 Macro\/Standard Cell Floorplanning, Placement and Routing Package","author":"Sechen","key":"10.1016\/S0167-9260(97)00025-4_BIB25"},{"article-title":"SIS: A system for sequential circuit synthesis","year":"1992","author":"Sentovich","key":"10.1016\/S0167-9260(97)00025-4_BIB26"},{"year":"1995","series-title":"Algorithms for Physical Design Automation","author":"Sherawani","key":"10.1016\/S0167-9260(97)00025-4_BIB27"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB28","series-title":"Proc. Internat. Conf. on Computer-Aided Design","first-page":"48","article-title":"RITUAL: A performance driven placement algorithm for small cell ICs","author":"Srinivasan","year":"1991"},{"issue":"11","key":"10.1016\/S0167-9260(97)00025-4_BIB29","first-page":"825","article-title":"RITUAL: A performance-driven placement algorithm","volume":"39","author":"Srinivasan","year":"1992","journal-title":"IEEE Trans. Circuits Systems II"},{"issue":"10","key":"10.1016\/S0167-9260(97)00025-4_BIB30","doi-asserted-by":"crossref","first-page":"1488","DOI":"10.1109\/43.256922","article-title":"An adaptive timing-driven placement for high performance VLSI's","volume":"12","author":"Sutanthavibul","year":"1993","journal-title":"IEEE Trans. Comput.-Aided Design of Integrated Circuits & Syst."},{"key":"10.1016\/S0167-9260(97)00025-4_BIB31","series-title":"Proc. 27th Design Automation Conf.","first-page":"96","article-title":"A new min-cut placement algorithm for timing assurance layout design meeting net length constraint","author":"Terai","year":"1990"},{"key":"10.1016\/S0167-9260(97)00025-4_BIB32","series-title":"Proc. Internat. Symp. on Circuits and Systems","first-page":"2059","article-title":"Gate array placement based on mincut partitioning with path delay constraints","author":"Wakabayashi","year":"1993"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926097000254?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926097000254?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:09:31Z","timestamp":1759136971000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926097000254"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,12]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1997,12]]}},"alternative-id":["S0167926097000254"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(97)00025-4","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1997,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(97)00025-4","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1997 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}