{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T00:06:33Z","timestamp":1759190793090,"version":"3.44.0"},"reference-count":41,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1998,11,1]],"date-time":"1998-11-01T00:00:00Z","timestamp":909878400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1998,11,1]],"date-time":"1998-11-01T00:00:00Z","timestamp":909878400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1998,11]]},"DOI":"10.1016\/s0167-9260(98)00012-1","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T08:27:58Z","timestamp":1027585678000},"page":"161-180","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["High-level synthesis techniques for functional test pattern execution"],"prefix":"10.1016","volume":"25","author":[{"given":"Inki","family":"Hong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Darko","family":"Kirovski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Kornegay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miodrag","family":"Potkonjak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(98)00012-1_BIB1","doi-asserted-by":"crossref","unstructured":"S. Narita, F. Arakawa, K. Uchiyama, I. Kawasaki, Design methodology for GMICRO\/500 TRON microprocessor, Int. Conf. on Computer Design, (1993) pp. 253\u2013257.","DOI":"10.1109\/ICCD.1993.393371"},{"issue":"4","key":"10.1016\/S0167-9260(98)00012-1_BIB2","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1109\/PROC.1975.9793","article-title":"Analysis of linear digital networks","volume":"63","author":"Crochiere","year":"1975","journal-title":"Proc. IEEE"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB3","unstructured":"A.V. Oppenheim, R.W. Shafer, Discrete-Time Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1989."},{"issue":"2","key":"10.1016\/S0167-9260(98)00012-1_BIB4","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/54.82037","article-title":"Fast prototyping of data path intensive architectures","volume":"8","author":"Rabaey","year":"1991","journal-title":"IEEE Des. Test Comput."},{"issue":"9","key":"10.1016\/S0167-9260(98)00012-1_BIB5","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","article-title":"Synchronous dataflow","volume":"75","author":"Lee","year":"1987","journal-title":"Proc. IEEE"},{"issue":"2","key":"10.1016\/S0167-9260(98)00012-1_BIB6","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/5.52214","article-title":"The high-level synthesis of digital systems","volume":"78","author":"McFarland","year":"1990","journal-title":"Proc. IEEE"},{"year":"1976","series-title":"Linear Algebra and its Applications","author":"Strang","key":"10.1016\/S0167-9260(98)00012-1_BIB7"},{"issue":"3","key":"10.1016\/S0167-9260(98)00012-1_BIB8","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1147\/sj.223.0229","article-title":"Automatic generation of random self-checking test cases","volume":"22","author":"Bird","year":"1983","journal-title":"IBM Systems J."},{"issue":"9","key":"10.1016\/S0167-9260(98)00012-1_BIB9","doi-asserted-by":"crossref","first-page":"900","DOI":"10.1109\/32.92910","article-title":"Constraint-based automatic test data generation","volume":"17","author":"DeMillo","year":"1991","journal-title":"IEEE Trans. on Software Eng."},{"issue":"4","key":"10.1016\/S0167-9260(98)00012-1_BIB10","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1002\/stvr.4370020405","article-title":"Dynamic method for software test data generation","volume":"2","author":"Korel","year":"1992","journal-title":"Software Testing Verification, Reliability"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB11","doi-asserted-by":"crossref","unstructured":"K.D. Jones, J.P. Privitera, The automatic generation of functional test vectors for Rambus designs, Des. Automat. Conf., 1996, pp. 415\u2013420.","DOI":"10.1109\/DAC.1996.545612"},{"issue":"4","key":"10.1016\/S0167-9260(98)00012-1_BIB12","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/54.57906","article-title":"Verifying a multiprocessor cache controller using random test generation","volume":"7","author":"Wood","year":"1990","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/S0167-9260(98)00012-1_BIB13","doi-asserted-by":"crossref","unstructured":"D.C. Lee, D.P. Siewiorek, Functional test generation for pipelined computer implementations, Fault-Tolerant Comput. Symp., 1991, pp. 60\u201367.","DOI":"10.1109\/FTCS.1991.146633"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB14","doi-asserted-by":"crossref","unstructured":"J. Miyake, G. Brown, M. Ueda, T. Nishiyama, Automatic test generation for functional verification of microprocessors, Asian Test Symp., 1994, pp. 292\u2013297.","DOI":"10.1109\/ATS.1994.367216"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB15","doi-asserted-by":"crossref","unstructured":"A. Aharon, D. Goodman, M. Levinger, Y. Lichtenstein, Y. Malka, C. Metzger, M. Molcho, G. Shurek, Test program generation for functional verification of PowerPC processors in IBM, Des. Automat. Conf., 1995, pp. 279\u2013285.","DOI":"10.1145\/217474.217542"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB16","doi-asserted-by":"crossref","unstructured":"C. Montemayor, M. Sullivan, J.-T. Yen, P. Wilson, R. Evers, Multiprocessor design verification for the PowerPC 620 microprocessor, Internation Conf. on Computer Design, 1995, pp. 188\u2013195.","DOI":"10.1109\/ICCD.1995.528809"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB17","doi-asserted-by":"crossref","unstructured":"G.S. Powley, J.E. DeGroat, Experiences in testing and debugging the i960 MX VHDL model, VHDL Int. Users Forum (1994) 130\u2013135.","DOI":"10.1109\/VIUF.1994.323957"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB18","doi-asserted-by":"crossref","unstructured":"J. Naganuma, T. Ogura, T. Hoshino, High-level design validation using algorithmic debugging, European Des. Test Conf., 1994, pp. 474\u2013480.","DOI":"10.1109\/EDTC.1994.326833"},{"issue":"4","key":"10.1016\/S0167-9260(98)00012-1_BIB19","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/54.173326","article-title":"System specification with the SpecCharts language","volume":"9","author":"Narayan","year":"1992","journal-title":"IEEE Des. Test Comput."},{"year":"1983","series-title":"Algorithmic Program Debugging","author":"Shapiro","key":"10.1016\/S0167-9260(98)00012-1_BIB20"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB21","doi-asserted-by":"crossref","unstructured":"M. Potkonjak, S. Dey, K. Wakabayashi, Design-for-debugging of application specific designs, IEEE\/ACM Int. Conf. on Computer-Aided Design, 1995, pp. 295\u2013301.","DOI":"10.1109\/ICCAD.1995.480026"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB22","doi-asserted-by":"crossref","unstructured":"G. Koch, U. Kebschull, W. Rosenstiel, Debugging of behavioral VHDL specifications by source level emulation, European Des. Automat. Conf., 1995, pp. 256\u2013261.","DOI":"10.1109\/EURDAC.1995.527415"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB23","doi-asserted-by":"crossref","unstructured":"G. Koch, U. Kebschull, W. Rosenstiel, Breakpoints and breakpoint detection in source level emulation, Int. Symp. on System Synthesis, 1996, pp. 26\u201331.","DOI":"10.1109\/ISSS.1996.565873"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB24","doi-asserted-by":"crossref","unstructured":"T. Benner, R. Ernst, I. Konenkamp, P. Schuler, H.-C. Schaub, A prototyping system for verification and evaluation in hardware-software cosynthesis, Int. Workshop on Rapid System Prototyping, 1995, pp. 54\u201359.","DOI":"10.1109\/IWRSP.1995.518571"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB25","doi-asserted-by":"crossref","unstructured":"W. Fang, A.C.H. Wu, T.-Y. Yen, A real-time RTL engineering-change method supporting on-line debugging for logic-emulation applications, Des. Automat. Conf., 1997, pp. 101\u2013106.","DOI":"10.1145\/266021.266043"},{"issue":"4","key":"10.1016\/S0167-9260(98)00012-1_BIB26","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/40.296157","article-title":"A software-hardware cosynthesis approach to digital system simulation","volume":"14","author":"Olukotun","year":"1994","journal-title":"IEEE Micro"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB27","doi-asserted-by":"crossref","unstructured":"C.A. Valderrama, F. Nacabal, P. Paulin, A.A. Jerraya, Automatic generation of interfaces for distributed C-VHDL cosimulation of embedded systems: an industrial experience, IEEE Int. Workshop on Rapid System Prototyping, 1996, pp. 72\u201377.","DOI":"10.1109\/IWRSP.1996.506730"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB28","doi-asserted-by":"crossref","unstructured":"C. Papachristou, J. Carletta, Test synthesis in the behavioral domain, Int. Test Conf., 1995, pp. 693\u2013702.","DOI":"10.1109\/TEST.1995.529899"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB29","doi-asserted-by":"crossref","unstructured":"F.F. Hsu, E.M. Rudnick, J.H. Patel, Enhancing high-level control-flow for improved testability, IEEE\/ACM Int. Conf. on Computer-Aided Design, 1996, pp. 322\u2013328.","DOI":"10.1109\/ICCAD.1996.569720"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB30","doi-asserted-by":"crossref","unstructured":"T.-C. Lee, W.H. Wolf, N.K. Jha, Behavioral synthesis for easy testability in data path scheduling, IEEE\/ACM Int. Conf. on Computer-Aided Design, 1992, 616\u2013619.","DOI":"10.1109\/ICCAD.1992.279303"},{"issue":"3","key":"10.1016\/S0167-9260(98)00012-1_BIB31","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/TCAD.1986.1270207","article-title":"Automated synthesis of data paths in digital systems","volume":"5","author":"Tseng","year":"1986","journal-title":"IEEE Trans. Computer-Aided Des. Integrated Circuits Systems"},{"issue":"6","key":"10.1016\/S0167-9260(98)00012-1_BIB32","doi-asserted-by":"crossref","first-page":"661","DOI":"10.1109\/43.31522","article-title":"Force-directed scheduling for the behavioral synthesis of ASICs","volume":"8","author":"Paulin","year":"1989","journal-title":"IEEE Trans. Computer-Aided Des. of Integrated Circuits Systems"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB33","doi-asserted-by":"crossref","unstructured":"C.-Y. Huang, Y.-S. Chen, Y.-L. Lin, Y.-C. Hsu, Data path allocation based on bipartite weighted matching, Des. Automat. Conf., 1990, pp. 499\u2013504.","DOI":"10.1145\/123186.123350"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB34","doi-asserted-by":"crossref","unstructured":"R.A. Bergamaschi, R. Camposano, M. Payer, Data-path synthesis using path analysis, Des. Automat. Conf., 1991, pp. 591\u2013596.","DOI":"10.1145\/127601.127738"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB35","doi-asserted-by":"crossref","unstructured":"F.J. Kurdahi, A.C. Parker, REAL: a program for REgister ALlocation, Des. Automat. Conf. (1987) 210\u2013215.","DOI":"10.1145\/37888.37920"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB36","unstructured":"L. Stok, R. van den Born, EASY: multiprocessor architecture optimisation, Int. Workshop on Logic and Architecture Synthesis for Silicon Compilers, 1989, pp. 313\u2013328."},{"key":"10.1016\/S0167-9260(98)00012-1_BIB37","doi-asserted-by":"crossref","unstructured":"L. Stok, Transfer free register allocation in cyclic data flow graphs, European Conf. on Design Automation, 1992, pp. 181\u2013185.","DOI":"10.1109\/EDAC.1992.205919"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB38","doi-asserted-by":"crossref","unstructured":"C. Park, T. Kim, C.L. Liu, Register allocation for data flow graphs with conditional branches and loops, European Design Automation Conf. with EURO-VHDL, 1993, pp. 232\u2013237.","DOI":"10.1109\/EURDAC.1993.410643"},{"year":"1990","series-title":"Introduction to Algorithms","author":"Cormen","key":"10.1016\/S0167-9260(98)00012-1_BIB39"},{"issue":"2","key":"10.1016\/S0167-9260(98)00012-1_BIB40","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/PROC.1986.13458","article-title":"Wave digital filters","volume":"74","author":"Fettweis","year":"1986","journal-title":"Proc. IEEE"},{"key":"10.1016\/S0167-9260(98)00012-1_BIB41","unstructured":"M.R. Garey, D.S. Johnson, Computer and Intractability: A Guide to the Theory of NP-Completeness, W.H. Freeman & Co., New York, NY, 1979."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926098000121?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926098000121?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:10:09Z","timestamp":1759137009000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926098000121"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,11]]},"references-count":41,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1998,11]]}},"alternative-id":["S0167926098000121"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(98)00012-1","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1998,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"High-level synthesis techniques for functional test pattern execution","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(98)00012-1","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1998 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}