{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T00:06:36Z","timestamp":1759190796740,"version":"3.44.0"},"reference-count":67,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[1998,12,1]],"date-time":"1998-12-01T00:00:00Z","timestamp":912470400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1998,12,1]],"date-time":"1998-12-01T00:00:00Z","timestamp":912470400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1998,12]]},"DOI":"10.1016\/s0167-9260(98)00022-4","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T14:27:12Z","timestamp":1027607232000},"page":"79-99","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["High-level test synthesis: a survey"],"prefix":"10.1016","volume":"26","author":[{"given":"Indradeep","family":"Ghosh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niraj K","family":"Jha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(98)00022-4_BIB1","doi-asserted-by":"crossref","unstructured":"K.D. Wagner, S. Dey, High-level synthesis for testability: a survey and perspective, Proc. Design Automation Conf., June 1996, pp. 131\u2013136.","DOI":"10.1109\/DAC.1996.545559"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB2","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1109\/12.54847","article-title":"A partial scan method for sequential circuits with feedback","volume":"39","author":"Cheng","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB3","doi-asserted-by":"crossref","unstructured":"D.-H. Lee, S.M. Reddy, On determining scan flip-flops in partial scan designs, Proc. Int. Conf. Computer-Aided Design, November 1990, pp. 322\u2013325.","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB4","doi-asserted-by":"crossref","unstructured":"T.C. Lee, W.H. Wolf, N.K. Jha, J.M. Acken, Behavioral synthesis for easy testability in data path allocation, Proc. Int. Conf. Computer Design, October 1992, pp. 29\u201332.","DOI":"10.1109\/ICCD.1992.276212"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB5","doi-asserted-by":"crossref","unstructured":"T.C. Lee, W.H. Wolf, N.K. Jha, Behavioral synthesis for easy testability in data path scheduling, Proc. Int. Conf. Computer-Aided Design, November 1992, pp. 616\u2013619.","DOI":"10.1109\/ICCAD.1992.279303"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB6","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.1109\/43.406715","article-title":"Behavioral synthesis of area-efficient testable designs using interaction between hardware sharing and partial scan","volume":"14","author":"Potkonjak","year":"1995","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB7","doi-asserted-by":"crossref","unstructured":"T.C. Lee, N.K. Jha, W.H. Wolf, Behavioral synthesis of highly-testable data paths under non-scan and partial scan environments, Proc. Design Automation Conf., June 1993, pp. 292\u2013297.","DOI":"10.1145\/157485.164897"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB8","unstructured":"T.C. Lee, N.K. Jha, W.H. Wolf, A conditional resource sharing method for behavioral synthesis of highly-testable data paths, Proc. Int. Test Conf., October 1993, pp. 749\u2013753."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB9","doi-asserted-by":"crossref","unstructured":"A. Mujumdar, K. Saluja, R. Jain, Incorporating testability considerations in high-level synthesis, Proc. Int. Symp. Fault-Tolerant Comput., July 1992, pp. 272\u2013279.","DOI":"10.1109\/FTCS.1992.243574"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB10","doi-asserted-by":"crossref","unstructured":"A. Mujumdar, R. Jain, K. Saluja, Behavioral synthesis of testable designs, Proc. Int. Symp. Fault-Tolerant Comput., June 1994, pp. 436\u2013445.","DOI":"10.1109\/FTCS.1994.315634"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB11","first-page":"436","article-title":"Automated transformation of algorithms into register-transfer level implementations","volume":"13","author":"Peng","year":"1994","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB12","unstructured":"X. Gu, K. Kuchcinski, Z. Peng, Testability analysis and improvement from VHDL behavioral specifications, Proc. European Conf. Design Automation, September 1994, pp. 644\u2013649."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB13","unstructured":"Z. Peng, Testability-driven high-level synthesis, Proc. Int. Conf. ASIC, March 1994, pp. 123\u2013126."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB14","unstructured":"V. Fernandez, P. Sanchez, E. Villar, High-level synthesis guided by testability measures, Int. Test Synthesis Workshop, May 1994."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB15","doi-asserted-by":"crossref","unstructured":"M.L. Flottes, R. Pires, B. Rouzeyre, Analyzing testability from behavioral to RT level, Proc European Design and Test Conf., March 1997, pp. 158\u2013165.","DOI":"10.1109\/EDTC.1997.582352"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB16","doi-asserted-by":"crossref","unstructured":"M.L. Flottes, D. Hammad, B. Rouzeyre, High-level synthesis for easy testibility, Proc. European Design and Test Conf., March 1995, pp. 198\u2013206.","DOI":"10.1109\/EDTC.1995.470392"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB17","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/43.285251","article-title":"Structural and behavioral synthesis for testability techniques","volume":"13","author":"Chen","year":"1994","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB18","doi-asserted-by":"crossref","unstructured":"P. Vishakantaiah, J. Abraham, M. Abadir, Automatic test knowledge extraction from VHDL (ATKET), Proc. Design Automation Conf., June 1992, pp. 273\u2013278.","DOI":"10.1109\/DAC.1992.227793"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB19","doi-asserted-by":"crossref","unstructured":"P. Vishakantaiah, T. Thomas, J.A. Abraham, M. Abadir, AMBIANT: automatic generation of behavioral modifications for testability, Proc. Int. Conf. Computer Design, October 1993, pp. 63\u201366.","DOI":"10.1109\/ICCD.1993.393404"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB20","doi-asserted-by":"crossref","unstructured":"T. Thomas, P. Vishakantaiah, J.A. Abraham, Impact of behavioral modifications for testability, Proc. VLSI Test Symp., April 1994, pp. 427\u2013432.","DOI":"10.1109\/VTEST.1994.292278"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB21","doi-asserted-by":"crossref","unstructured":"S. Dey, M. Potkonjak, Transforming behavioral specifications to facilitate synthesis for testable designs, Proc. Int. Test Conf., October 1994, pp. 184\u2013193.","DOI":"10.1109\/TEST.1994.527949"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB22","doi-asserted-by":"crossref","unstructured":"F.F. Hsu, E.M. Rudnick, J.H. Patel, Enhancing high-level control-flow for improved testability, Proc. Int. Conf. Computer-Aided Design, November 1996, pp. 322\u2013328.","DOI":"10.1109\/ICCAD.1996.569720"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB23","unstructured":"L.T. Wang, E.J. McCluskey, Concurrent built-in logic block observer (CBILBO), Proc. Int. Symp. Fault-Tolerant Comput., May 1986, pp. 1054\u20131057."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB24","doi-asserted-by":"crossref","unstructured":"L. Avra, Allocation and assignment in high-level synthesis for self-testable datapaths, Proc. Int. Test Conf., June 1991, pp. 463\u2013471.","DOI":"10.1109\/TEST.1991.519708"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB25","doi-asserted-by":"crossref","unstructured":"C.A. Papachristou, S. Chiu, H. Harmanani, A data path synthesis method for self testable designs, Proc. Design Automation Conf., June 1991, pp. 378\u2013384.","DOI":"10.1145\/127601.127698"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB26","doi-asserted-by":"crossref","unstructured":"H. Harmanani, C.A. Papachristou, S. Chiu, M. Nourani, SYNTEST: an environment for system-level design and test, Proc. European Conf. Design Automation, March 1992, pp. 402\u2013407.","DOI":"10.1109\/EURDAC.1992.246212"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB27","doi-asserted-by":"crossref","unstructured":"H. Harmanani, C.A. Papachristou, An improved method for RTL synthesis with testability tradeoffs, Proc. Int. Conf. Computer-Aided Design, June 1993, pp. 30\u201335.","DOI":"10.1109\/ICCAD.1993.580027"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB28","doi-asserted-by":"crossref","unstructured":"I. Parulkar, S. Gupta, M. Breuer, Data path allocation for synthesizing RTL designs with low BIST area overhead, Proc. Design Automation Conf., June 1996, pp. 395\u2013401.","DOI":"10.1145\/217474.217561"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB29","doi-asserted-by":"crossref","unstructured":"L. Avra, E.J. McCluskey, Synthesizing for scan dependence in built-in self-testable designs, Proc. Int. Test Conf., October 1993, pp. 734\u2013734.","DOI":"10.1109\/TEST.1993.470629"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB30","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/43.640616","article-title":"Microarchitectural synthesis for rapid BIST testing","volume":"16","author":"Orailoglu","year":"1997","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB31","doi-asserted-by":"crossref","unstructured":"C.A. Papachristou, J.E. Carletta, Test synthesis in the behavioral domain, Proc. Int. Test Conf., October 1995, pp. 693\u2013702.","DOI":"10.1109\/TEST.1995.529899"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB32","doi-asserted-by":"crossref","unstructured":"K.A. Ockunzzi, C.A. Papachristou, Test enhancement for behavioral descriptions containing conditional statements, Proc. Int. Test Conf., November 1997, pp. 236\u2013245.","DOI":"10.1109\/TEST.1997.639619"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB33","doi-asserted-by":"crossref","unstructured":"N. Mukherjee, M. Kassab, J. Rajski, J. Tsyzer, Arithmetic built-in self-test for high level synthesis, Proc. VLSI Test Symp., May 1995, pp. 132\u2013139.","DOI":"10.1109\/VTEST.1995.512628"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB34","doi-asserted-by":"crossref","unstructured":"S. Bhatia, N.K. Jha, Genesis: a behavioral synthesis system for hierarchical testability, Proc. European Design and Test Conf., February 1994, pp. 272\u2013276.","DOI":"10.1109\/EDTC.1994.326865"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB35","doi-asserted-by":"crossref","unstructured":"S. Bhatia, N.K. Jha, Behavioral synthesis for hierarchical testability of controller\/data path circuits with conditional branches, Proc. Int. Conf. Computer Design, October 1994, pp. 91\u201396.","DOI":"10.1109\/ICCD.1994.331862"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB36","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1109\/92.238444","article-title":"Transformations and resynthesis for testability of RTL control-datapath specifications","volume":"1","author":"Bhattacharya","year":"1993","journal-title":"IEEE Trans. VLSI Systems"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB37","doi-asserted-by":"crossref","unstructured":"S. Dey, M. Potkonjak, Non-scan design-for-testability technique of RT level circuits, Proc. Int. Conf. Computer-Aided Design, November 1994, pp. 640\u2013645.","DOI":"10.1109\/ICCAD.1994.629889"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB38","doi-asserted-by":"crossref","unstructured":"S. Dey, V. Gangaram, M. Potkonjak, A controller-based design-for-testability technique for controller-datapath circuits, Proc. Int. Conf. Computer-Aided Design, November 1995, pp. 534\u2013540.","DOI":"10.1109\/ICCAD.1995.480168"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB39","doi-asserted-by":"crossref","unstructured":"S. Ravi, I. Ghosh, R.K. Roy, S. Dey, Controller resynthesis for testability enhancement of RTL controller\/data path circuits, Proc. Int. Conf. VLSI Design, January 1998, pp. 193\u2013198.","DOI":"10.1109\/ICVD.1998.646601"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB40","doi-asserted-by":"crossref","first-page":"920","DOI":"10.1109\/43.293949","article-title":"Addressing design for testability at the architectural level","volume":"13","author":"Chickermane","year":"1994","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB41","doi-asserted-by":"crossref","unstructured":"M.S. Abadir, M. Breuer, A knowledge-based system for designing testable VLSI chips, IEEE Des. Test Comput. (1985) 56\u201358.","DOI":"10.1109\/MDT.1985.294746"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB42","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/4.1002","article-title":"Test generation for data-path logic: the F-path method","volume":"23","author":"Freeman","year":"1988","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB43","doi-asserted-by":"crossref","unstructured":"S. Bhattacharya, S. Dey, H-scan: a high level alternative to full-scan testing with reduced area and test application overheads, Proc. VLSI Test Symp., April 1996, pp. 74\u201380.","DOI":"10.1109\/VTEST.1996.510838"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB44","doi-asserted-by":"crossref","unstructured":"S. Bhattacharya, S. Dey, B. Sengupta, An RTL methodology to enable low overhead combinational testing, Proc. European Design and Test Conf., March 1997, pp. 146\u2013152.","DOI":"10.1109\/EDTC.1997.582349"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB45","unstructured":"T. Asaka, S. Bhattacharya, S. Dey, M. Yoshida, An efficient low-overhead approach using RTL design for testability technique with scan flip\u2013flops, Proc. Int. Test Conf., November 1997, pp. 265\u2013274."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB46","doi-asserted-by":"crossref","unstructured":"J.E. Carletta, C.A. Papachristou, Testability analysis and insertion for RTL circuits based on pseudorandom BIST, Proc. Int. Conf. Computer Design, November 1995, 162\u2013167.","DOI":"10.1109\/ICCD.1995.528805"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB47","doi-asserted-by":"crossref","unstructured":"M. Nourani, J.E. Carletta, C.A. Papachristou, A scheme for integrated controller-datapath fault testing, Proc. Design Automation Conf., June 1997, pp. 546\u2013551.","DOI":"10.1145\/266021.266280"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB48","doi-asserted-by":"crossref","unstructured":"I. Ghosh, A. Raghunathan, N.K. Jha, A design for testability technique for RTL circuits using control\/data flow extraction, Proc. Int. Conf. Computer-Aided Design, November 1996, pp. 329\u2013336.","DOI":"10.1109\/ICCAD.1996.569798"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB49","doi-asserted-by":"crossref","first-page":"1001","DOI":"10.1109\/43.658568","article-title":"Design for hierarchical testability of RTL circuits obtained by behavioral synthesis","volume":"16","author":"Ghosh","year":"1997","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB50","doi-asserted-by":"crossref","unstructured":"I. Ghosh, A. Raghunathan, N.K. Jha, Hierarchical test generation and design for testability of ASPPs and ASIPs, Proc. Design Automation Conf., June 1997, pp. 534\u2013539.","DOI":"10.1145\/266021.266277"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB51","doi-asserted-by":"crossref","unstructured":"I. Ghosh, N.K. Jha, S. Bhawmik, A BIST scheme for RTL controller\/data paths based on symbolic testability analysis, Proc. Design Automation Conf., June 1998.","DOI":"10.1145\/277044.277192"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB52","doi-asserted-by":"crossref","first-page":"594","DOI":"10.1109\/43.55189","article-title":"Hierarchical test generation using precomputed test sets for modules","volume":"9","author":"Murray","year":"1990","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB53","doi-asserted-by":"crossref","unstructured":"S.J. Chandra, J.H. Patel, A hierarchical approach to test vector generation, Proc. Design Automation Conf., June 1987, pp. 495\u2013501.","DOI":"10.1145\/37888.37962"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB54","doi-asserted-by":"crossref","unstructured":"R.P. Kunda, P. Narain, J.A. Abraham, B.D. Rathi, Speed up of test generation using high level primitives, Proc. Design Automation Conf., June 1990, pp. 594\u2013599.","DOI":"10.1145\/123186.123413"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB55","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1007\/BF00137388","article-title":"A hierarchical test generation methodology for digital circuits","volume":"1","author":"Bhattacharya","year":"1990","journal-title":"J. Electron. Testing Theory Appl."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB56","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1109\/TC.1984.1676471","article-title":"Functional testing of microprocessors","volume":"33","author":"Brahme","year":"1984","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB57","doi-asserted-by":"crossref","unstructured":"K. Roy, J.A. Abraham, High-level test generation using data flow descriptions, Proc. European Conf. Design Automation, March 1990, pp. 480\u2013484.","DOI":"10.1109\/EDAC.1990.136695"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB58","doi-asserted-by":"crossref","first-page":"579","DOI":"10.1109\/43.277606","article-title":"Sequential test generation and synthesis for testability at the register transfer and logic levels","volume":"12","author":"Ghosh","year":"1993","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB59","doi-asserted-by":"crossref","unstructured":"M. Karam, R. Leveugle, G. Saucier, hierarchical test generation methodology based on delayed propagation, Proc. Int. Test Conf., October 1991, pp. 739\u2013747.","DOI":"10.1109\/TEST.1991.519739"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB60","doi-asserted-by":"crossref","unstructured":"C. Chen, C. Wu, D.G. Saab, Beta: behavioral testability analysis, Proc. Int. Conf. Computer-Aided Design, November 1991, pp. 202\u2013205.","DOI":"10.1109\/ICCAD.1991.185231"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB61","doi-asserted-by":"crossref","unstructured":"J. Lee, J.H. Patel, An architectural level test generator for a hierarchical design environment, Proc. Int. Symp. Fault-Tolerant Comput., June 1991, pp. 44\u201351.","DOI":"10.1109\/FTCS.1991.146631"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB62","doi-asserted-by":"crossref","unstructured":"J. Lee, J.H. Patel, A signal-driven discrete relaxation technique for architectural level test generation, Proc. Int. Conf. Computer-Aided Design, November 1991, pp. 458\u2013461.","DOI":"10.1109\/ICCAD.1991.185303"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB63","doi-asserted-by":"crossref","unstructured":"P. Vishakantaiah, J.A. Abraham, D. Saab, CHEETA: composition of hierarchical sequential tests using ATKET, Proc. Int. Test Conf., October 1993, pp. 606\u2013615.","DOI":"10.1109\/TEST.1993.470643"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB64","unstructured":"J. Steensma, F. Catthoor, H. De Man, Test of high throughput data paths with symbolic controllability and observability descriptions, Proc. 6th Workshop New Directions for Testing, May 1992, pp. 67\u201376."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB65","doi-asserted-by":"crossref","unstructured":"S. Yadavalli, I. Pomeranz, S.M. Reddy, MUSTC-testing: multi-stage-combinational test scheduling at the register-transfer level, Proc. Int. Conf. VLSI Design, January 1995, pp. 110\u2013115.","DOI":"10.1109\/ICVD.1995.512087"},{"key":"10.1016\/S0167-9260(98)00022-4_BIB66","unstructured":"S. Yadavalli, Register-transfer level test generation and test synthesis strategies for data-flow data-paths, Ph.D. Thesis, Dept. of Electrical Engr., Univ. of Iowa, June 1996."},{"key":"10.1016\/S0167-9260(98)00022-4_BIB67","unstructured":"M.C. Hansen, Symbolic functional test generation with guaranteed low-level fault detection, Ph.D. Thesis, Dept. of Compter Science and Engr., Univ. of Michigan, June 1996."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926098000224?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926098000224?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:11:57Z","timestamp":1759137117000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926098000224"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,12]]},"references-count":67,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1998,12]]}},"alternative-id":["S0167926098000224"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(98)00022-4","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1998,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"High-level test synthesis: a survey","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(98)00022-4","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1998 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}