{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T00:06:36Z","timestamp":1759190796138,"version":"3.44.0"},"reference-count":21,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1999,7,1]],"date-time":"1999-07-01T00:00:00Z","timestamp":930787200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1999,7,1]],"date-time":"1999-07-01T00:00:00Z","timestamp":930787200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1999,7]]},"DOI":"10.1016\/s0167-9260(99)00004-8","type":"journal-article","created":{"date-parts":[[2003,1,30]],"date-time":"2003-01-30T15:45:15Z","timestamp":1043941515000},"page":"143-163","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["Synthesis of low-power CMOS circuits using hybrid topologies"],"prefix":"10.1016","volume":"27","author":[{"given":"Michael","family":"Gallant","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dhamin","family":"Al-Khalili","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"unstructured":"W. Lee, U. Ko, P.T. Balsara, A comparative study on CMOS digital circuit families for low power applications, IWLPD'94 Workshop Proceedings, 1994, pp. 129\u2013142.","key":"10.1016\/S0167-9260(99)00004-8_BIB1"},{"doi-asserted-by":"crossref","unstructured":"I.S. Abu-Khater, R. Yan, A. Bellaouar, M. Elmasry, A 1\u2013V low power high performance 32 bit conditional sum adder, IEEE Symp. on Low Power, 1994, pp. 66\u201367.","key":"10.1016\/S0167-9260(99)00004-8_BIB2","DOI":"10.1109\/LPE.1994.573206"},{"unstructured":"H. Chikata, K. Rikino et al., Pass transistor\/CMOS collaborated logic: the best of both worlds, 1997 Symposium on VLSI Circuits, Digest of Technical Papers, 1997.","key":"10.1016\/S0167-9260(99)00004-8_BIB3"},{"key":"10.1016\/S0167-9260(99)00004-8_BIB4","doi-asserted-by":"crossref","first-page":"792","DOI":"10.1109\/4.509865","article-title":"Top-down transistor logic design","volume":"31","author":"Rikino","year":"1996","journal-title":"IEEE J. Solid State Circuits"},{"unstructured":"Canadian Microelectronics Corporation Design Kit V1.0 for CMOSIS5 Process, 1997.","key":"10.1016\/S0167-9260(99)00004-8_BIB5"},{"unstructured":"K. Chaudhary, M. Pedram, A near optimal algorithm for technology mapping minimizing area under delay constraints, Proceedings of the 29th ACM\/IEEE Design Automation Conference, 1992.","key":"10.1016\/S0167-9260(99)00004-8_BIB6"},{"unstructured":"G. Jassen, documentation files included with BDD package form Technical University of Eidenhoven, Netherlands, 1997.","key":"10.1016\/S0167-9260(99)00004-8_BIB7"},{"unstructured":"S. Yang, Logic synthesis optimization benchmarks user guide version 3.0, Microelectronics Center of North Carolina International Workshop on Logic Synthesis, 1991.","key":"10.1016\/S0167-9260(99)00004-8_BIB8"},{"year":"1988","author":"Aho","series-title":"The AWK Programming Language","key":"10.1016\/S0167-9260(99)00004-8_BIB9"},{"year":"1995","author":"Bellaouar","series-title":"Low Power Digital Design: Circuit and Systems","key":"10.1016\/S0167-9260(99)00004-8_BIB10"},{"year":"1995","author":"Brdensen","series-title":"Low Power Digital CMOS Design","key":"10.1016\/S0167-9260(99)00004-8_BIB11"},{"doi-asserted-by":"crossref","unstructured":"K. Bruce, R. Bryant, R. Rudely, Efficient implementation of a BDD package, Proceedings of the 27th ACM\/IEEE Design Automation Conference, 1990.","key":"10.1016\/S0167-9260(99)00004-8_BIB12","DOI":"10.1145\/123186.123222"},{"key":"10.1016\/S0167-9260(99)00004-8_BIB13","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","article-title":"Graph based algorithms for boolean function manipulation","volume":"vol. C-35","author":"Bryant","year":"1986","journal-title":"IEEE Trans. Comput."},{"unstructured":"H. Chikata, K. Rikino et al., Multi-level pass transistor logic for low power ULSI, IEEE Symposium on Low power Electronics, 1995.","key":"10.1016\/S0167-9260(99)00004-8_BIB14"},{"unstructured":"A. Despain, M. Pradam, C. Tsui, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th Design Automation Conference, 1993.","key":"10.1016\/S0167-9260(99)00004-8_BIB15"},{"unstructured":"E. Detjens, G. Gannot et al., Technology mapping in MIS, Proceedings of the IEEE International Conference on Computer Aided Design, 1987.","key":"10.1016\/S0167-9260(99)00004-8_BIB16"},{"key":"10.1016\/S0167-9260(99)00004-8_BIB17","doi-asserted-by":"crossref","first-page":"780","DOI":"10.1109\/4.303715","article-title":"New efficient design for XOR and XNOR functions on the transistor level","volume":"29","author":"Fang","year":"1994","journal-title":"IEEE J. Solid State Circuit"},{"unstructured":"A. Ghosh, S. Devadas et al., Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM\/IEEE Design Automation Conference, 1992.","key":"10.1016\/S0167-9260(99)00004-8_BIB18"},{"key":"10.1016\/S0167-9260(99)00004-8_BIB19","doi-asserted-by":"crossref","first-page":"804","DOI":"10.1109\/4.509866","article-title":"A swing restored pass-transistor logic based multiply and accumulate circuits for multimedia application","volume":"31","author":"Hara","year":"1996","journal-title":"IEEE J. Solid State Circuits"},{"doi-asserted-by":"crossref","unstructured":"K. Keutzer, DAGON: technology binding and local optimization by DAG matching, Proceedings of the 24th of the ACMIEEE Design Automation Conference, 1987.","key":"10.1016\/S0167-9260(99)00004-8_BIB20","DOI":"10.1145\/37888.37940"},{"doi-asserted-by":"crossref","unstructured":"F. Najm, Transition density, a stochastic measure of activity in digital circuits, Proceedings of the 28th ACM\/IEEE Design Automation Conference, 1991.","key":"10.1016\/S0167-9260(99)00004-8_BIB21","DOI":"10.1145\/127601.127744"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926099000048?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926099000048?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:09:58Z","timestamp":1759136998000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926099000048"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,7]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1999,7]]}},"alternative-id":["S0167926099000048"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(99)00004-8","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1999,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Synthesis of low-power CMOS circuits using hybrid topologies","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(99)00004-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1999 Elsevier Science Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}