{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T16:17:34Z","timestamp":1649175454233},"reference-count":16,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"vor","delay-in-days":3850,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Theoretical Computer Science"],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1016\/s0304-3975(02)00225-6","type":"journal-article","created":{"date-parts":[[2002,11,12]],"date-time":"2002-11-12T17:32:32Z","timestamp":1037122352000},"page":"183-201","source":"Crossref","is-referenced-by-count":6,"title":["Solving the generalized mask constraint for test generation of binary floating point add operation"],"prefix":"10.1016","volume":"291","author":[{"given":"Abraham","family":"Ziv","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"Fournier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0304-3975(02)00225-6_BIB1","doi-asserted-by":"crossref","unstructured":"M.D. Aagaard, R.B. Jones, R. Kaivola, K.R. Kohastsu, Carl-Johan, J. Seger, Formal Verification of Iterative Algorithms in Microprocessors, Intel Corporation, Hillsboro, Oregon, USA, DAC 2000.","DOI":"10.1145\/337292.337388"},{"key":"10.1016\/S0304-3975(02)00225-6_BIB2","doi-asserted-by":"crossref","unstructured":"A. Aharon, D. Goodman, M. Levinger, Y. Lichtenstein, Y. Malka, C. Metzger, M. Molcho, G. Shurek, Test program generation for functional verification of powerPC processors in IBM, 32nd Design Automation Conference, San Francisco, June 1995, pp. 279\u2013285.","DOI":"10.1109\/DAC.1995.249960"},{"key":"10.1016\/S0304-3975(02)00225-6_BIB3","series-title":"Software Testing Techniques","author":"Beizer","year":"1990"},{"issue":"1","key":"10.1016\/S0304-3975(02)00225-6_BIB4","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1008665528003","article-title":"Verifying the SRT division algorithm using theorem proving techniques","volume":"14","author":"Clarke","year":"1999","journal-title":"Formal Methods System Des."},{"key":"10.1016\/S0304-3975(02)00225-6_BIB5","doi-asserted-by":"crossref","unstructured":"L. Fournier, Y. Arbetman, M. Levinger, Functional verification methodology for microprocessors using the genesys test program generator, Application to the x86 Microprocessors Family, DATE99, Munchen, 1999.","DOI":"10.1109\/DATE.1999.761162"},{"key":"10.1016\/S0304-3975(02)00225-6_BIB6","doi-asserted-by":"crossref","unstructured":"L. Fournier, D. Lewin, M. Levinger, E. Roytman, G. Shurek, Constraint satisfaction for test program generation, Internat. Phoenix Conf. on Computers and Communications, March 1995.","DOI":"10.1109\/PCCC.1995.472513"},{"key":"10.1016\/S0304-3975(02)00225-6_BIB7","doi-asserted-by":"crossref","unstructured":"R. Grinwald, E. Harel, M. Orgad, S. Ur, A. Ziv, User defined coverage\u2014a tool supported methodology for design verification, in: Proc. 35th Design Automation Conf. (DAC), June 1998, pp. 158\u2013163.","DOI":"10.1109\/DAC.1998.724458"},{"key":"10.1016\/S0304-3975(02)00225-6_BIB8","unstructured":"IEEE standard for binary floating point arithmetic, An American National Standard, ANSI\/IEEE Std 754-1985."},{"key":"10.1016\/S0304-3975(02)00225-6_BIB9","unstructured":"C. Kaner, Software negligence and testing coverage, in: Proc. of STAR 96: the Fifth Internat. Conf., Software Testing, Analysis and Review, June 1996, pp. 299\u2013327."},{"key":"10.1016\/S0304-3975(02)00225-6_BIB10","unstructured":"Y. Lichtenstein, Y. Malka, A. Aharon, Model-Based Test Generation For Processor Design Verification, Innovative Applications of Artificial Intelligence (IAAI), AAAI Press, New York, 1994."},{"key":"10.1016\/S0304-3975(02)00225-6_BIB11","series-title":"The Craft of Software Testing, Subsystem Testing Including Object-Based and Object-Oriented Testing","author":"Marick","year":"1995"},{"key":"10.1016\/S0304-3975(02)00225-6_BIB12","series-title":"Computer Architecture, Complexity and Correctness","author":"Mueller","year":"2000"},{"key":"10.1016\/S0304-3975(02)00225-6_BIB13","unstructured":"J. o'Leary, X. Zhao, R. Gerth, C.-J.H. Seger, Formally verifying IEEE compliance of floating-point hardware, Intel Technology Journal, vol. 1999-Q1, pp. 1\u201314. Available on the Web as http:\/\/developer.intel.com\/technology\/itj\/q11999\/articles\/art_5.htm."},{"key":"10.1016\/S0304-3975(02)00225-6_BIB14","doi-asserted-by":"crossref","unstructured":"M. Parks, Number-theoretic test generation for directed rounding, 14th IEEE Symposium on Computer Arithmetic, Adelaida, Australia, April 1999, pp. 241\u2013248.","DOI":"10.1109\/ARITH.1999.762850"},{"issue":"1","key":"10.1016\/S0304-3975(02)00225-6_BIB15","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1023\/A:1008669628911","article-title":"A mechanically checked proof of correctness of the AMD K5 floating point square root microcode","volume":"14","author":"Russinoff","year":"1999","journal-title":"Formal Methods System Des."},{"key":"10.1016\/S0304-3975(02)00225-6_BIB16","unstructured":"A. Ziv, L. Fournier, Test generation for the binary floating point add operation with mask\u2013mask\u2013mask constraints, IBM Research and Development Laboratories in Israel, Technical Report 88.388, February 2001."}],"container-title":["Theoretical Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0304397502002256?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0304397502002256?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T07:13:30Z","timestamp":1580886810000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0304397502002256"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2003,1]]}},"alternative-id":["S0304397502002256"],"URL":"https:\/\/doi.org\/10.1016\/s0304-3975(02)00225-6","relation":{},"ISSN":["0304-3975"],"issn-type":[{"value":"0304-3975","type":"print"}],"subject":[],"published":{"date-parts":[[2003,1]]}}}