{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T01:10:27Z","timestamp":1759626627414,"version":"build-2065373602"},"reference-count":19,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[1998,4,1]],"date-time":"1998-04-01T00:00:00Z","timestamp":891388800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1998,4,1]],"date-time":"1998-04-01T00:00:00Z","timestamp":891388800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[1999,6,19]],"date-time":"1999-06-19T00:00:00Z","timestamp":929750400000},"content-version":"vor","delay-in-days":444,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Theoretical Computer Science"],"published-print":{"date-parts":[[1998,4]]},"DOI":"10.1016\/s0304-3975(97)00201-6","type":"journal-article","created":{"date-parts":[[2003,5,13]],"date-time":"2003-05-13T00:04:58Z","timestamp":1052784298000},"page":"201-214","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":8,"title":["Reducing the mean latency of floating-point addition"],"prefix":"10.1016","volume":"196","author":[{"given":"Stuart F.","family":"Oberman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael J.","family":"Flynn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0304-3975(97)00201-6_BIB1","unstructured":"ANSI\/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic."},{"key":"10.1016\/S0304-3975(97)00201-6_BIB2","first-page":"79","article-title":"Internal architecture of Alpha 21164 microprocessor","author":"Bannon","year":"1995"},{"issue":"5","key":"10.1016\/S0304-3975(97)00201-6_BIB3","doi-asserted-by":"crossref","first-page":"1317","DOI":"10.1109\/JSSC.1989.572606","article-title":"A pipelined 50 MHz CMOS 64 bit floating-point arithmetic processor","volume":"24","author":"Benschneider","year":"1989","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"10.1016\/S0304-3975(97)00201-6_BIB4","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/40.46769","article-title":"Developing the WTL 3170\/3171 Spare floating-point co-processors","volume":"10","author":"Birman","year":"1990","journal-title":"IEEE Micro."},{"article-title":"On the design of high performance digital arithmetic units","year":"1981","author":"Farmwald","key":"10.1016\/S0304-3975(97)00201-6_BIB5"},{"key":"10.1016\/S0304-3975(97)00201-6_BIB6","first-page":"442","article-title":"UltraSPARC: the next generation superscalar 64 bit SPARC","author":"Greenley","year":"1995"},{"issue":"1","key":"10.1016\/S0304-3975(97)00201-6_BIB7","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1147\/rd.341.0071","article-title":"Leading-zero anticipator (LZA) in the IBM RISC System\/6000 floating-point execution unit","volume":"34","author":"Hokenek","year":"1990","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/S0304-3975(97)00201-6_BIB8","series-title":"EEE Internat. Solid-State Circuits Conf.","first-page":"54","article-title":"A 1 000 000 transistor microprocessor","author":"Kohn","year":"1989"},{"key":"10.1016\/S0304-3975(97)00201-6_BIB9","series-title":"IEEE Internat. Solid-State Circuits Conf.","first-page":"287","article-title":"A dual-execution pipelined floating-point CMOS processor","author":"Kowaleski","year":"1996"},{"key":"10.1016\/S0304-3975(97)00201-6_BIB10","series-title":"IEEE Internat. Solid-State Circuits Conf.","first-page":"28","article-title":"A 32-mflop 32b CMOS floating-point processor","author":"Lu","year":"1988"},{"issue":"2","key":"10.1016\/S0304-3975(97)00201-6_BIB11","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/12.565590","article-title":"Design issues in division and other floating-point operations","volume":"46","author":"Oberman","year":"1997","journal-title":"IEEE Trans. Comput."},{"article-title":"An improved algorithm for high-speed floating-point addition","year":"1990","author":"Quach","key":"10.1016\/S0304-3975(97)00201-6_BIB12"},{"article-title":"Design and implementation of the SNAP floating-point adder","year":"1991","author":"Quach","key":"10.1016\/S0304-3975(97)00201-6_BIB13"},{"article-title":"Leading one prediction \u2014 implementation, generalization, and application","year":"1991","author":"Quach","key":"10.1016\/S0304-3975(97)00201-6_BIB14"},{"key":"10.1016\/S0304-3975(97)00201-6_BIB15","series-title":"Proc. IEEE Internat. Conf. on Computer Design","first-page":"374","article-title":"An 80 MFLOPS floating-point engine in the Intel i860 processor","author":"Sit","year":"1989"},{"key":"10.1016\/S0304-3975(97)00201-6_BIB16","unstructured":"SPEC Benchmark Suite Release 2\/92."},{"key":"10.1016\/S0304-3975(97)00201-6_BIB17","series-title":"Proc. SIGPLAN '94 Conf. on Programming Language Design and Implementation","first-page":"196","article-title":"ATOM: A system for building customized program analysis tools","author":"Srivastava","year":"1994"},{"key":"10.1016\/S0304-3975(97)00201-6_BIB18","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1147\/sj.41.0031","article-title":"An analysis of floating-point addition","volume":"4","author":"Sweeney","year":"1965","journal-title":"IBM Systems J."},{"year":"1982","series-title":"Introduction to Arithmetic for Digital Systems Designers","author":"Waser","key":"10.1016\/S0304-3975(97)00201-6_BIB19"}],"container-title":["Theoretical Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0304397597002016?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0304397597002016?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T00:51:14Z","timestamp":1759625474000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0304397597002016"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,4]]},"references-count":19,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1998,4]]}},"alternative-id":["S0304397597002016"],"URL":"https:\/\/doi.org\/10.1016\/s0304-3975(97)00201-6","relation":{},"ISSN":["0304-3975"],"issn-type":[{"type":"print","value":"0304-3975"}],"subject":[],"published":{"date-parts":[[1998,4]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Reducing the mean latency of floating-point addition","name":"articletitle","label":"Article Title"},{"value":"Theoretical Computer Science","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0304-3975(97)00201-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1998 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}