{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T12:43:45Z","timestamp":1754484225213,"version":"3.30.1"},"reference-count":50,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2000,8,1]],"date-time":"2000-08-01T00:00:00Z","timestamp":965088000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"vor","delay-in-days":4733,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Theoretical Computer Science"],"published-print":{"date-parts":[[2000,8]]},"DOI":"10.1016\/s0304-3975(99)00273-x","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T10:59:17Z","timestamp":1027594757000},"page":"3-25","source":"Crossref","is-referenced-by-count":6,"title":["Delay-insensitivity and ternary simulation"],"prefix":"10.1016","volume":"245","author":[{"given":"J.A.","family":"Brzozowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0304-3975(99)00273-X_BIB1","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1007\/BF01893884","article-title":"A new explanation of the glitch phenomenon","volume":"28","author":"Anderson","year":"1991","journal-title":"Acta Informatica"},{"issue":"4","key":"10.1016\/S0304-3975(99)00273-X_BIB2","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1007\/BF01660033","article-title":"On the existence of delay-insensitive fair arbiters: trace theory and its limitations","volume":"1","author":"Black","year":"1986","journal-title":"Distributed Comput."},{"key":"10.1016\/S0304-3975(99)00273-X_BIB3","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1007\/3-540-15670-4_14","article-title":"An improved failures model for communicating sequential processes","volume":"197","author":"Brookes","year":"1984","journal-title":"Lect. Notes Comput. Sci."},{"doi-asserted-by":"crossref","unstructured":"E. Brunvand, R.F. Sproull, Translating concurrent programs into delay-insensitive circuits, Proc. of Int. Conf. on Computer-Aided Design, IEEE Press, 1989, pp. 262\u2013265.","key":"10.1016\/S0304-3975(99)00273-X_BIB4","DOI":"10.1109\/ICCAD.1989.76949"},{"unstructured":"E. Brunvand, Translating concurrent communicating programs into asynchronous circuits, Ph.D. Thesis, Computer Science Department, Carnegie Mellon University, 1991. Also, Tech. Rept. CMU-CS-91-198.","key":"10.1016\/S0304-3975(99)00273-X_BIB5"},{"doi-asserted-by":"crossref","unstructured":"J.A. Brzozowski, J.C. Ebergen, Recent developments in the design of asynchronous circuits, in: J. Csirik, J. Demetrovics, F. G\u00e9cseg (Eds.), Proc. of Fundamentals of Computation Theory, Lecture Notes in Computer Science, No. 380, Springer, Berlin, 1989, pp. 78\u201394.","key":"10.1016\/S0304-3975(99)00273-X_BIB6","DOI":"10.1007\/3-540-51498-8_8"},{"issue":"11","key":"10.1016\/S0304-3975(99)00273-X_BIB7","doi-asserted-by":"crossref","first-page":"1349","DOI":"10.1109\/12.177306","article-title":"On the delay-sensitivity of gate networks","volume":"41","author":"Brzozowski","year":"1992","journal-title":"IEEE Trans. Comput."},{"issue":"11","key":"10.1016\/S0304-3975(99)00273-X_BIB8","doi-asserted-by":"crossref","first-page":"1318","DOI":"10.1109\/TC.1987.5009471","article-title":"A characterization of ternary simulation of gate networks","volume":"C-36","author":"Brzozowski","year":"1987","journal-title":"IEEE Trans. Comput."},{"year":"1995","author":"Brzozowski","series-title":"Asynchronous Circuits","key":"10.1016\/S0304-3975(99)00273-X_BIB9"},{"issue":"3","key":"10.1016\/S0304-3975(99)00273-X_BIB10","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/TC.1979.1675317","article-title":"On a ternary model of gate networks","volume":"C-28","author":"Brzozowski","year":"1979","journal-title":"IEEE Trans. Comput."},{"unstructured":"J.A. Brzozowski, H. Zhang, Delay-insensitivity and semi-modularity, to appear in Formal Methods in System Design.","key":"10.1016\/S0304-3975(99)00273-X_BIB11"},{"doi-asserted-by":"crossref","unstructured":"M.E. Bush, M.B. Josephs, Some limitations to speed-independence in asynchronous circuits, Proc. 2nd Inte. Symp. on Advanced Research in Asynchronous Circuits and Systems, March 18\u201321, 1996, Aizu-Wakamatsu, Japan, IEEE Computer Society Press, Los Alamitos, CA, 1996, pp. 104\u2013111.","key":"10.1016\/S0304-3975(99)00273-X_BIB12","DOI":"10.1109\/ASYNC.1996.494442"},{"unstructured":"T.-A. Chu, Synthesis of self-timed VLSI circuits from graph-theoretic specifications, Ph.D. Thesis, Dept. of Electrical Engineering and Computer Science, Massachusets Institute of Technology, June 1987.","key":"10.1016\/S0304-3975(99)00273-X_BIB13"},{"doi-asserted-by":"crossref","unstructured":"D.L. Dill, Trace theory for automatic hierarchical verification of speed-independent circuits, Ph.D. Thesis, Computer Science Department, Carnegie Mellon University, February 1988. Also, The MIT Press, Cambridge, Massachusets, 1989.","key":"10.1016\/S0304-3975(99)00273-X_BIB14","DOI":"10.7551\/mitpress\/6874.001.0001"},{"unstructured":"J.C. Ebergen, Translating programs into delay-insensitive circuits, Ph.D. Thesis, Department of Mathematics and Computing Science, Eindhoven University of Technology, Eindhoven, The Netherlands, October 1987. Also, CWI Tract 56, Centre for Mathematics and Computer Science, Amsterdam, The Netherlands, 1989.","key":"10.1016\/S0304-3975(99)00273-X_BIB15"},{"issue":"3","key":"10.1016\/S0304-3975(99)00273-X_BIB16","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/BF02252954","article-title":"A formal approach to designing delay-insensitive circuits","volume":"5","author":"Ebergen","year":"1991","journal-title":"Distributed Comput."},{"key":"10.1016\/S0304-3975(99)00273-X_BIB17","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1147\/rd.92.0090","article-title":"Hazard detection in combinational and sequential switching circuits","volume":"9","author":"Eichelberger","year":"1965","journal-title":"IBM J. Res. Develop."},{"issue":"1","key":"10.1016\/S0304-3975(99)00273-X_BIB18","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/5.362752","article-title":"Asynchronous design methodologies: an overview","volume":"83","author":"Hauck","year":"1995","journal-title":"Proc. IEEE"},{"unstructured":"He Jifeng, M.B. Josephs, C.A.R. Hoare, A theory of synchrony and asynchrony, in: M. Broy, C.B. Jones (Eds.), Programming Concepts and Methods, North-Holland, Amsterdam, 1990, pp. 459\u2013478.","key":"10.1016\/S0304-3975(99)00273-X_BIB19"},{"year":"1985","author":"Hoare","series-title":"Communicating Sequential Processes","key":"10.1016\/S0304-3975(99)00273-X_BIB20"},{"key":"10.1016\/S0304-3975(99)00273-X_BIB21","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1007\/BF01178564","article-title":"Receptive process theory","volume":"29","author":"Josephs","year":"1992","journal-title":"Acta Inform."},{"doi-asserted-by":"crossref","unstructured":"M.B. Josephs, J.T. Udding, An algebra for delay-insensitive circuits, in: E.M. Clarke, R.P. Kurshan (Eds.), Computer-Aided Verification, AMS-ACM, providence, RI, 1990, pp. 147\u2013175.","key":"10.1016\/S0304-3975(99)00273-X_BIB22","DOI":"10.1090\/dimacs\/003\/12"},{"doi-asserted-by":"crossref","unstructured":"M.B. Josephs, J.T. Udding, An overview of DI-algebra, in: T.N. Mudge, V. Milutinovic, L. Hunter (Eds.), Proc. the 26th Annual Hawaii Int. Conf. on System Sciences, 1993, pp. 329\u2013338.","key":"10.1016\/S0304-3975(99)00273-X_BIB23","DOI":"10.1109\/HICSS.1993.270632"},{"year":"1994","author":"Kishinevsky","series-title":"Concurrent Hardware","key":"10.1016\/S0304-3975(99)00273-X_BIB24"},{"year":"1993","author":"Lavagno","series-title":"Algorithms of Synthesis and Testing of Asynchronous Circuits","key":"10.1016\/S0304-3975(99)00273-X_BIB25"},{"unstructured":"P.G. Lucassen, A denotational model and composition theorems for a calculus of delay-insensitive specifications, Ph.D. Thesis, Rijksuniversiteit Groningen, Groningen, The Netherlands, May 1994.","key":"10.1016\/S0304-3975(99)00273-X_BIB26"},{"unstructured":"A.J. Martin, A delay-insensitive fair arbiter, Technical Report 5193:TR:85, Computer Science Department, California Institute of Technology, Pasadena, CA, 1985.","key":"10.1016\/S0304-3975(99)00273-X_BIB27"},{"key":"10.1016\/S0304-3975(99)00273-X_BIB28","series-title":"Proc. 6th MIT Conf. on Advanced Research in VLSI","article-title":"The Limitations to delay-insensitivity in asynchronous circuits","author":"Martin","year":"1990"},{"year":"1980","author":"Mead","series-title":"Introduction to VLSI Systems","key":"10.1016\/S0304-3975(99)00273-X_BIB29"},{"unstructured":"R.E. Miller, Switching Theory, Volume 2: Sequential Circuits and Machines, Wiley, New York, 1965.","key":"10.1016\/S0304-3975(99)00273-X_BIB30"},{"year":"1989","author":"Milner","series-title":"Communication and Concurrency","key":"10.1016\/S0304-3975(99)00273-X_BIB31"},{"unstructured":"C.E. Molnar, T.P. Fang, F.U. Rosenberger, Synthesis of delay-insensitive modules, in: H. Fuchs (Ed.), Proc. 1985 Chapel Hill Conf. on VLSI, Computer Science Press, Rockville, Maryland, 1985, pp. 67\u201386.","key":"10.1016\/S0304-3975(99)00273-X_BIB32"},{"doi-asserted-by":"crossref","unstructured":"E.F. Moore, Gedanken experiments on sequential machines, in: C.E. Shannon, J. McCarthy (Eds.), Automata Studies, Annals of Mathematics Study 34, Princeton University Press, Princeton NJ, 1956, pp. 129\u2013153.","key":"10.1016\/S0304-3975(99)00273-X_BIB33","DOI":"10.1515\/9781400882618-006"},{"unstructured":"D.E. Muller, W.C. Bartky, A theory of asynchronous circuits, Proc. of an Int. Symp. on the Theory of Switching, Annals of Computing Laboratory of Harvard University, vol. 29, 1959, pp. 204\u2013243.","key":"10.1016\/S0304-3975(99)00273-X_BIB34"},{"unstructured":"H. Schols, A formalisation of the foam rubber wrapper principle, Master's Thesis, Department of Mathematics and Computing Science, Eindhoven University of Technology, Eindhoven, The Netherlands, February 1985.","key":"10.1016\/S0304-3975(99)00273-X_BIB35"},{"unstructured":"H. Schols, Delay-insensitive communication, Ph.D. Thesis, Department of Mathematics and Computing Science, Eindhoven University of Technology, Eindhoven, The Netherlands, February 1985.","key":"10.1016\/S0304-3975(99)00273-X_BIB36"},{"unstructured":"C-J.H. Seger, Models and algorithms for race analysis in asynchronous circuits, Ph.D. Thesis, Department of Computer Science, University of Waterloo, Waterloo, Ontario, Canada, May 1988, pp. 186","key":"10.1016\/S0304-3975(99)00273-X_BIB37"},{"issue":"2","key":"10.1016\/S0304-3975(99)00273-X_BIB38","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1016\/0304-3975(91)90024-V","article-title":"On the existence of speed-independent circuits","volume":"86","author":"Seger","year":"1991","journal-title":"Theoret. Comput. Sci."},{"issue":"3\/4","key":"10.1016\/S0304-3975(99)00273-X_BIB39","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1051\/ita\/1994283-401591","article-title":"Generalized ternary simulation of sequential circuits","volume":"28","author":"Seger","year":"1994","journal-title":"Theoret. Inform. Appl."},{"unstructured":"N. Shintel, M. Yoeli, Synthesis of modular networks from Petri-net specifications, Technical Report #743, Computer Science Department, Technion, Haifa, Israel, June 1992.","key":"10.1016\/S0304-3975(99)00273-X_BIB40"},{"unstructured":"J.T. Udding, Classification and composition of delay-insensitive circuits, Ph.D. Thesis, Department of Mathematics and Computing Science, Eindhoven University of Technology, Eindhoven, The Netherlands, September 1984.","key":"10.1016\/S0304-3975(99)00273-X_BIB41"},{"unstructured":"J.T. Udding, On the non-existence of delay-insensitive fair arbiters, Technical Memorandum 306, Computer Systems Laboratory, Washington University, St. Louis, MO, July 1885.","key":"10.1016\/S0304-3975(99)00273-X_BIB42"},{"issue":"4","key":"10.1016\/S0304-3975(99)00273-X_BIB43","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/BF01660032","article-title":"A formal model for defining and classifying delay-insensitive circuits and systems","volume":"1","author":"Udding","year":"1986","journal-title":"Distributed Comput."},{"key":"10.1016\/S0304-3975(99)00273-X_BIB44","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/TCT.1959.1086527","article-title":"Hazards and delays in asynchronous sequential switching circuits","volume":"CT-6","author":"Unger","year":"1959","journal-title":"IRE Trans. Circuit Theory"},{"year":"1969","author":"Unger","series-title":"Asynchronous Sequential Switching Circuits","key":"10.1016\/S0304-3975(99)00273-X_BIB45"},{"year":"1993","author":"van Berkel","series-title":"Handshake Circuits","key":"10.1016\/S0304-3975(99)00273-X_BIB46"},{"doi-asserted-by":"crossref","unstructured":"J.L.A. van de Snepscheut, Trace theory and VLSI design, Ph.D. Thesis, Department of Computing Science, Eindhoven University of Technology, Eindhoven, The Netherlands, May 1983. Also, Lecture Notes in Computer Science, vol. 200, Springer, Berlin, 1985.","key":"10.1016\/S0304-3975(99)00273-X_BIB47","DOI":"10.1007\/BFb0031414"},{"unstructured":"T. Verhoeff, Characterizations of delay-insensitive communication protocols, Computing Science Notes No. 89\/06, Department of Mathematics and Computing Science, Eindhoven University of Technology, May 1989.","key":"10.1016\/S0304-3975(99)00273-X_BIB48"},{"unstructured":"T. Verhoeff, A theory of delay-insensitive systems, Ph.D. Thesis, Department of Mathematics and Computing Science, Eindhoven University of Technology, Eindhoven, The Netherlands, May 1994.","key":"10.1016\/S0304-3975(99)00273-X_BIB49"},{"unstructured":"H. Zhang, Delay-insensitive networks, MMath Thesis, Department of Computer Science, University of Waterloo, Waterloo, ON, Canada, June 1997.","key":"10.1016\/S0304-3975(99)00273-X_BIB50"}],"container-title":["Theoretical Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S030439759900273X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S030439759900273X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T17:34:10Z","timestamp":1733247250000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S030439759900273X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,8]]},"references-count":50,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2000,8]]}},"alternative-id":["S030439759900273X"],"URL":"https:\/\/doi.org\/10.1016\/s0304-3975(99)00273-x","relation":{},"ISSN":["0304-3975"],"issn-type":[{"type":"print","value":"0304-3975"}],"subject":[],"published":{"date-parts":[[2000,8]]}}}