{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T14:42:55Z","timestamp":1761921775617,"version":"build-2065373602"},"reference-count":20,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[1998,8,1]],"date-time":"1998-08-01T00:00:00Z","timestamp":901929600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1998,8,1]],"date-time":"1998-08-01T00:00:00Z","timestamp":901929600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","award":["ISRC 97-E-2022"],"award-info":[{"award-number":["ISRC 97-E-2022"]}],"id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002551","name":"Seoul National University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002551","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Neural Networks"],"published-print":{"date-parts":[[1998,8]]},"DOI":"10.1016\/s0893-6080(98)00092-6","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T18:54:47Z","timestamp":1027623287000},"page":"1083-1098","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":6,"title":["Mapping of neural networks onto the memory-processor integrated architecture"],"prefix":"10.1016","volume":"11","author":[{"given":"Youngsik","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mi-Jung","family":"Noh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tack-Don","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0893-6080(98)00092-6_BIB1","doi-asserted-by":"crossref","unstructured":"Aimoto, Y., et al. (1996). A 7.68GIPS 3.84GB\/s 1W parallel image processing RAM integrating a 16Mb DRAM and 128 processors. In Dig. Tech. Papers, 1996 IEEE Int'l Solid-State Circuit Conf. (pp. 372\u2013373).","DOI":"10.1109\/ISSCC.1996.488722"},{"issue":"2","key":"10.1016\/S0893-6080(98)00092-6_BIB2","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/71.577255","article-title":"Algorithmic mapping of feedforward neural networks onto multiple bus systems","volume":"8","author":"El-Amawy","year":"1997","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"10.1016\/S0893-6080(98)00092-6_BIB3","doi-asserted-by":"crossref","unstructured":"Elliott, D., Snelgrove, M., & Stumm, M. (1992). Computational RAM: a memory-SIMD hybrid and its application to DSP. In IEEE 1992 Custom Integrated Circuit Conf. (pp. 30.6.1\u201330.6.4.).","DOI":"10.1109\/CICC.1992.591879"},{"key":"10.1016\/S0893-6080(98)00092-6_BIB4","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1016\/0743-7315(89)90063-4","article-title":"Mapping neural networks onto message-passing multicomputers","volume":"6","author":"Ghosh","year":"1989","journal-title":"J. Parallel and Distributed Computing"},{"issue":"4","key":"10.1016\/S0893-6080(98)00092-6_BIB5","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/2.375174","article-title":"Processing in memory: the terasys massively parallel PIM array","volume":"28","author":"Gokhale","year":"1995","journal-title":"IEEE Computer"},{"issue":"12","key":"10.1016\/S0893-6080(98)00092-6_BIB6","doi-asserted-by":"crossref","first-page":"1563","DOI":"10.1109\/4.482207","article-title":"A 10Mb frame buffer memory with Z-compare and A-blend units","volume":"30","author":"Inoue","year":"1995","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"10.1016\/S0893-6080(98)00092-6_BIB7","doi-asserted-by":"crossref","unstructured":"Kogge, P.M. (1994). Execube\u2014a new architecture for scalable MPPs. In Proc. Int'l Conf. Parallel Processing (Vol. I, pp. 77\u201384).","DOI":"10.1109\/ICPP.1994.108"},{"key":"10.1016\/S0893-6080(98)00092-6_BIB8","unstructured":"Kumar, V., Grama, A., Gupta, A., & Karypis, G. (1994a). Introduction to parallel computing, design and analysis of algorithms. The Benjamin\/Cummings Publishing Company, Inc."},{"issue":"10","key":"10.1016\/S0893-6080(98)00092-6_BIB9","doi-asserted-by":"crossref","first-page":"1073","DOI":"10.1109\/71.313123","article-title":"A scalable parallel formulation of the backpropagation algorithm for hypercubes and related architectures","volume":"5","author":"Kumar","year":"1994","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"10.1016\/S0893-6080(98)00092-6_BIB10","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1016\/0743-7315(89)90065-8","article-title":"A unified systolic architecture for artificial neural networks","volume":"6","author":"Kung","year":"1989","journal-title":"J. Parallel and Distributed Computing"},{"issue":"12","key":"10.1016\/S0893-6080(98)00092-6_BIB11","doi-asserted-by":"crossref","first-page":"1390","DOI":"10.1109\/12.106224","article-title":"Algorithmic mapping of neural network models onto parallel SIMD machines","volume":"40","author":"Lin","year":"1991","journal-title":"IEEE Trans. Computers"},{"issue":"6","key":"10.1016\/S0893-6080(98)00092-6_BIB12","doi-asserted-by":"crossref","first-page":"769","DOI":"10.1109\/12.391184","article-title":"Efficient mapping of ANNs on hypercube massively parallel machines","volume":"44","author":"Malluhi","year":"1995","journal-title":"IEEE Trans. Computers"},{"issue":"12","key":"10.1016\/S0893-6080(98)00092-6_BIB13","doi-asserted-by":"crossref","first-page":"1322","DOI":"10.1109\/71.334906","article-title":"A performance model for multilayer neural networks in linear arrays","volume":"5","author":"Naylor","year":"1994","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"issue":"3","key":"10.1016\/S0893-6080(98)00092-6_BIB14","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1016\/0743-7315(92)90068-X","article-title":"Using and designing massively parallel computers for artificial neural networks","volume":"14","author":"Nordstrom","year":"1992","journal-title":"J. Parallel and Distributed Computing"},{"key":"10.1016\/S0893-6080(98)00092-6_BIB15","unstructured":"Petrowski, A., Personnaz, L., Dreyfus, G., & Girault, C. (1989). Parallel implementations of neural networks simulations. In Hypercube and distributed computers (pp. 205\u2013218). New York: North-Holland."},{"key":"10.1016\/S0893-6080(98)00092-6_BIB16","doi-asserted-by":"crossref","unstructured":"Shimizu, T., et al. (1996). A multimedia 32b RISC microprocessor with 16Mb DRAM. In Dig. Tech. Papers, 1996 IEEE Int'l Solid-State Circuit Conf. (pp. 216\u2013217).","DOI":"10.1109\/ISSCC.1996.488577"},{"issue":"3","key":"10.1016\/S0893-6080(98)00092-6_BIB17","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1016\/0167-8191(90)90083-L","article-title":"Implementations of artificial neural networks on the Connection Machine","volume":"14","author":"Singer","year":"1990","journal-title":"Parallel Computing"},{"key":"10.1016\/S0893-6080(98)00092-6_BIB18","doi-asserted-by":"crossref","unstructured":"Svensson, B., & Nordstrom, T. (1990). Execution of neural network algorithms on an array of bit-serial processors. In 10th Int'l Conf. Pattern Recognition, Comp. Arch. for Vision and Pattern Recognition (Vol. II, pp. 501\u2013505). Atlantic City, NJ: Publisher?","DOI":"10.1109\/ICPR.1990.119410"},{"key":"10.1016\/S0893-6080(98)00092-6_BIB19","unstructured":"Wah, B.W., & Chu, L. (1990). Efficient mapping of neural networks on multicomputers. In Proc. Int'l Conf. Parallel Processing (Vol. I, pp. 234\u2013241)."},{"issue":"11","key":"10.1016\/S0893-6080(98)00092-6_BIB20","doi-asserted-by":"crossref","first-page":"1336","DOI":"10.1109\/4.328633","article-title":"A 3.84 GIPS integrated memory array processor with 64 processing elements and a 2-Mb SRAM","volume":"29","author":"Yamashita","year":"1994","journal-title":"IEEE J. of Solid-State Circuits"}],"container-title":["Neural Networks"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0893608098000926?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0893608098000926?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T01:26:19Z","timestamp":1760232379000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0893608098000926"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,8]]},"references-count":20,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1998,8]]}},"alternative-id":["S0893608098000926"],"URL":"https:\/\/doi.org\/10.1016\/s0893-6080(98)00092-6","relation":{},"ISSN":["0893-6080"],"issn-type":[{"type":"print","value":"0893-6080"}],"subject":[],"published":{"date-parts":[[1998,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Mapping of neural networks onto the memory-processor integrated architecture","name":"articletitle","label":"Article Title"},{"value":"Neural Networks","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0893-6080(98)00092-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1998 Elsevier Science Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}