{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T23:14:06Z","timestamp":1649200446972},"reference-count":27,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2002,7,1]],"date-time":"2002-07-01T00:00:00Z","timestamp":1025481600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer Standards & Interfaces"],"published-print":{"date-parts":[[2002,7]]},"DOI":"10.1016\/s0920-5489(02)00017-x","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T10:29:16Z","timestamp":1034591356000},"page":"257-274","source":"Crossref","is-referenced-by-count":1,"title":["Specification of synchronous sequential circuits using SDL and ObjectGEODE"],"prefix":"10.1016","volume":"24","author":[{"given":"Tatjana","family":"Kapus","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0920-5489(02)00017-X_BIB1","series-title":"Proc. SDL'95 with MSC in CASE","first-page":"223","article-title":"GOAL: observing SDL behaviours with GEODE","author":"Algayres","year":"1995"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB2","doi-asserted-by":"crossref","unstructured":"F.J. Argul-Marin, K.J. Turner, Extending hardware description in SDL, Technical Report CSM-155, Department of Computing Science and Mathematics, University of Stirling, February 2000.","DOI":"10.1007\/3-540-45591-4_137"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB3","series-title":"Advances in Hardware Design and Verification (CHARME'97)","first-page":"65","article-title":"An approach to Verilog\u2013VHDL interoperability for synchronous designs","author":"Borrione","year":"1997"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB4","series-title":"Microprocessor Interfacing and the 6800: Peripherals and Systems","author":"Clements","year":"1989"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB5","series-title":"Proc. SDL '95 with MSC and CASE","first-page":"243","article-title":"MSCs to express service requirements as properties on a SDL model: application to service interaction detection","author":"Combes","year":"1995"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB6","article-title":"Multilanguage codesign using SDL and Matlab","author":"Coste","year":"2000"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB7","series-title":"Proc. Formal Description Techniques X\/Protocol Specification, Testing and Verification XVII","first-page":"367","article-title":"Modelling digital logic in SDL","author":"Csopaki","year":"1997"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB8","first-page":"153","article-title":"Formal verification of digital circuits using symbolic model checking","volume":"30","author":"\u010casar","year":"2000","journal-title":"Informacije MIDEM\u2014Journal of Microelectronics, Electronic Components and Materials"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB9","series-title":"Proc. IFIP Conference on Computer Hardware Description Languages and their Applications XIII","first-page":"20","article-title":"VHDL generation from SDL specifications","author":"Daveau","year":"1997"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB10","unstructured":"D. D\u00e9harbe, D. Borrione, Symbolic model checking of VHDL design entities, Technical Report, Atelier de Recherche sur les T\u00e9chniques Math\u00e9matiques et Informatiques des Syst\u00e8mes, Grenoble, France, November 1993."},{"key":"10.1016\/S0920-5489(02)00017-X_BIB11","series-title":"SDL: Formal Object-Oriented Language for Communicating Systems","author":"Ellsberger","year":"1997"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB12","unstructured":"R. Gerlich, T. Stingl, Y. Tanurhan, C. Schaffer, F. Teston, G. Matinelli, Use of an extended SDL environment for specification and design of on-board operations, Dornier Satellitensysteme GmbH, presented at Systems Engineering Workshop, ESTEC, Noordwijk, The Netherlands, November 1995."},{"key":"10.1016\/S0920-5489(02)00017-X_BIB13","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1007\/BF00121125","article-title":"Formal hardware verification methods: a survey","volume":"1","author":"Gupta","year":"1992","journal-title":"Formal Methods in System Design"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB14","doi-asserted-by":"crossref","first-page":"721","DOI":"10.1016\/S1389-1286(00)00201-2","article-title":"MSC-2000 interaction diagrams for the new millenium","volume":"35","author":"Haugen","year":"2001","journal-title":"Computer Networks"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB15","series-title":"Introduction to Digital Logic Design","author":"Hayes","year":"1993"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB16","series-title":"Proc. IFIP 9th World Congress (Information Processing 83)","first-page":"657","article-title":"What good is temporal logic?","author":"Lamport","year":"1983"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB17","series-title":"The Temporal Logic of Reactive and Concurrent Systems: Specification","author":"Manna","year":"1992"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB18","series-title":"Quick Reference for Verilog HDL","author":"Madhavan","year":"1993"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB19","unstructured":"ObjectGEODE Documentation, ObjectGEODE 4.0, SDL Simulator, Chapter 5: An approach to simulation (CS Verilog)."},{"key":"10.1016\/S0920-5489(02)00017-X_BIB20","unstructured":"ObjectGEODE Documentation, ObjectGEODE 4.0, SDL Simulator, Chapter 12: SDL extensions (CS Verilog)."},{"key":"10.1016\/S0920-5489(02)00017-X_BIB21","unstructured":"ObjectGEODE Documentation, ObjectGEODE 4.0, SDL Simulator, Chapter 14: GOAL language (CS Verilog)."},{"key":"10.1016\/S0920-5489(02)00017-X_BIB22","unstructured":"ObjectGeode, available at http:\/\/www.telelogic.com\/products\/objectgeode\/."},{"key":"10.1016\/S0920-5489(02)00017-X_BIB23","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1016\/S1389-1286(00)00204-8","article-title":"Notes on SDL-2000 for the new millennium","volume":"35","author":"Reed","year":"2001","journal-title":"Computer Networks"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB24","doi-asserted-by":"crossref","first-page":"1629","DOI":"10.1016\/0169-7552(95)00122-0","article-title":"Tutorial on message sequence charts","volume":"28","author":"Rudolph","year":"1996","journal-title":"Computer Networks and ISDN Systems"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB25","unstructured":"Telelogic Tau, available at http:\/\/www.telelogic.se\/products\/tau\/."},{"key":"10.1016\/S0920-5489(02)00017-X_BIB26","series-title":"Parallel and Distributed Processing, Proc. 15 IPDPS 2000 Wokshops, LNCS 1800","first-page":"1001","article-title":"Concurrent specification and timing analysis of digital hardware using SDL","author":"Turner","year":"2000"},{"key":"10.1016\/S0920-5489(02)00017-X_BIB27","unstructured":"VIS, available at http:\/\/www-cad.eecs.Berkeley.EDU\/~vis\/."}],"container-title":["Computer Standards & Interfaces"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S092054890200017X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S092054890200017X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T11:53:24Z","timestamp":1556711604000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S092054890200017X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,7]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2002,7]]}},"alternative-id":["S092054890200017X"],"URL":"https:\/\/doi.org\/10.1016\/s0920-5489(02)00017-x","relation":{},"ISSN":["0920-5489"],"issn-type":[{"value":"0920-5489","type":"print"}],"subject":[],"published":{"date-parts":[[2002,7]]}}}