{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,10]],"date-time":"2023-10-10T08:42:44Z","timestamp":1696927364562},"reference-count":34,"publisher":"Elsevier BV","issue":"1-4","license":[{"start":{"date-parts":[[2002,10,1]],"date-time":"2002-10-01T00:00:00Z","timestamp":1033430400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Neurocomputing"],"published-print":{"date-parts":[[2002,10]]},"DOI":"10.1016\/s0925-2312(01)00678-6","type":"journal-article","created":{"date-parts":[[2002,10,11]],"date-time":"2002-10-11T17:02:29Z","timestamp":1034355749000},"page":"879-903","source":"Crossref","is-referenced-by-count":3,"title":["Concurrent diagnosis in digital implementations of neural networks"],"prefix":"10.1016","volume":"48","author":[{"given":"Serge","family":"Demidenko","sequence":"first","affiliation":[]},{"given":"Vincenzo","family":"Piuri","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0925-2312(01)00678-6_BIB1","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/5289.765968","article-title":"New trends in intelligent system design for embedded and measurement applications","volume":"2","author":"Alippi","year":"1999","journal-title":"IEEE Instrum. Measur. Mag."},{"issue":"3","key":"10.1016\/S0925-2312(01)00678-6_BIB2","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/92.711323","article-title":"Testability analysis and behavioural testing of the hopfield neural paradigm","volume":"6","author":"Alippi","year":"1998","journal-title":"IEEE Trans. VLSI Systems"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB3","article-title":"Accuracy vs. complexity in RBF neural networks: a system level design approach","volume":"4","author":"Alippi","year":"2001","journal-title":"IEEE Instrum. Measur. Mag."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/12.926159","article-title":"Semi-concurrent error detection in data paths","volume":"50","author":"Antola","year":"2001","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB5","doi-asserted-by":"crossref","unstructured":"A. Antola, V. Piuri, M. Sami, High-level synthesis of data paths with concurrent error detection, Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT\u201998, Austin, TX, USA, November 1998, pp. 292\u2013300.","DOI":"10.1109\/DFTVS.1998.732178"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB6","series-title":"Built-in-Test for VLSI","author":"Bardell","year":"1987"},{"issue":"3","key":"10.1016\/S0925-2312(01)00678-6_BIB7","article-title":"High performance digital neural networks: the use of redundant binary representation for concurrent error detection","volume":"47","author":"Bettola","year":"1998","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB8","series-title":"Theory and Practice of Error Control Codes","author":"Blahut","year":"1989"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB9","doi-asserted-by":"crossref","unstructured":"J.C. Chan, B.F. Womack, Diagnostics based on faulty signature, Proceedings of the International Test Conference ITC 89, September 1989, p. 935.","DOI":"10.1109\/TEST.1989.82387"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB10","doi-asserted-by":"crossref","unstructured":"S.N. Demidenko, V. Piuri, A generalized approach to error localisation by using fault signature information, Politecnico di Milano, Department of Electronics and Information, Report No. 009-93, Feb. 1993.","DOI":"10.1109\/ATS.1993.398824"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB11","doi-asserted-by":"crossref","unstructured":"S. Demidenko, V. Piuri, A. Ivaniukovich, Error localization in test outputs: a generalized analysis of signature compression, Proceedings of the Asian Test Symposium 93, Beijing, P.R. China, November 1993.","DOI":"10.1109\/ATS.1993.398824"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB12","unstructured":"O.N. Diachenko, A.N. Tarasenko, Modes of diagnostic information separation from signature, Electron. Model. 12 (5) (1990) 64\u201370 (Russian)."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB13","doi-asserted-by":"crossref","unstructured":"F. Distante, M. Sami, R. Stefanelli, G. Storti-Gajani, Fault tolerance in massively parallel silicon architectures: the case of neural nets, IEEE Proceedings, April 1991.","DOI":"10.1109\/5.92039"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB14","first-page":"2","article-title":"Signature analysis: a new digital field service method","volume":"28","author":"Frohwerk","year":"1977","journal-title":"Hewlett-Packard J."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB15","series-title":"Introduction to the Theory of Neural Computation","author":"Hertz","year":"1991"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB16","first-page":"412","article-title":"Compact testing","volume":"43","author":"Kazmina","year":"1982","journal-title":"Automat. Remote Control"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB17","unstructured":"P. Lisboa, Industrial use of safety-related artificial neural networks, Report N. 327\/2001, John Moores University, Liverpool, UK, 2001 (http:\/\/www.hse.gov.uk\/research\/crr_pdf\/2001\/crr01327.pdf)."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB18","unstructured":"W.N. McAnney, J. Savir, There is information in faulty signatures, Proceedings of the International Test Conference ITC 87, pp. 630\u2013636, September 1987."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB19","series-title":"Error Control Techniques for Digital Communications","author":"Michelson","year":"1985"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB20","series-title":"Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays","author":"Negrini","year":"1989"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB21","unstructured":"K.P. Parker, Compact testing: testing with compressed data, Proceedings of the Fault Tolerant Computing Symposium FTCS 6, 1976, pp. 93\u201398."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB22","series-title":"Error Correcting Codes","author":"Peterson","year":"1972"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB23","doi-asserted-by":"crossref","unstructured":"V. Piuri, Fault-tolerant systolic arrays: an approach based upon residue arithmetic, IEEE Proceedings of the ARITH-8, Como, Italy, 1987.","DOI":"10.1109\/ARITH.1987.6158712"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB24","doi-asserted-by":"crossref","unstructured":"V. Piuri, An algorithmic approach to concurrent error detection in artificial neural networks, IEEE Proceedings of the International Workshop on VLSI Signal Processing, Napa, CA, USA, October 1992.","DOI":"10.1109\/VLSISP.1992.641084"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB25","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1006\/jpdc.2000.1663","article-title":"Analysis of fault tolerance in artificial neural networks","volume":"61","author":"Piuri","year":"2001","journal-title":"J. Parallel Distr. Computing"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB26","doi-asserted-by":"crossref","unstructured":"V. Piuri, M. Sami, R. Stefanelli, Arithmetic codes for concurrent error detection in artificial neural networks: the case of AN+B codes, IEEE Proceedings of the International Workshop on Defect and Fault Tolerance in VLSI Systems, Dallas, TX, USA, 1992.","DOI":"10.1109\/DFTVS.1992.224376"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB27","unstructured":"V. Piuri, M. Villa, Residue codes for concurrent error detection in artificial neural networks, Proceedings of the IJCNN93, Portland, OR, USA, July 1993."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB28","series-title":"Error Coding for Arithmetic Processors","author":"Rao","year":"1974"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB29","doi-asserted-by":"crossref","first-page":"1151","DOI":"10.1109\/12.2271","article-title":"A data compression technique for built-in self testing","volume":"37","author":"Reddy","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB30","series-title":"An Introduction to Combinatorial Analysis","author":"Riordan","year":"1980"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB31","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/TC.1987.5009452","article-title":"A unified view of test compression methods","volume":"36","author":"Robinson","year":"1987","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0925-2312(01)00678-6_BIB32","series-title":"Data Compression: Methods and Theory","author":"Storer","year":"1988"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB33","series-title":"Error Detection Codes, Self-Checking Circuits and Applications","author":"Wakerly","year":"1978"},{"key":"10.1016\/S0925-2312(01)00678-6_BIB34","series-title":"Generation and Application of Pseudorandom Sequences for Random Testing","author":"Yarmolik","year":"1988"}],"container-title":["Neurocomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0925231201006786?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0925231201006786?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T11:52:46Z","timestamp":1556193166000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0925231201006786"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,10]]},"references-count":34,"journal-issue":{"issue":"1-4","published-print":{"date-parts":[[2002,10]]}},"alternative-id":["S0925231201006786"],"URL":"https:\/\/doi.org\/10.1016\/s0925-2312(01)00678-6","relation":{},"ISSN":["0925-2312"],"issn-type":[{"value":"0925-2312","type":"print"}],"subject":[],"published":{"date-parts":[[2002,10]]}}}