{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,12,31]],"date-time":"2023-12-31T13:21:49Z","timestamp":1704028909569},"reference-count":19,"publisher":"Elsevier BV","issue":"1-4","license":[{"start":{"date-parts":[[2002,10,1]],"date-time":"2002-10-01T00:00:00Z","timestamp":1033430400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Neurocomputing"],"published-print":{"date-parts":[[2002,10]]},"DOI":"10.1016\/s0925-2312(01)00679-8","type":"journal-article","created":{"date-parts":[[2002,10,11]],"date-time":"2002-10-11T21:02:29Z","timestamp":1034370149000},"page":"905-917","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic range and error tolerance of stochastic neural rate codes"],"prefix":"10.1016","volume":"48","author":[{"given":"Dean K.","family":"McNeill","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Howard C.","family":"Card","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0925-2312(01)00679-8_BIB1","doi-asserted-by":"crossref","unstructured":"B.D. Brown, H.C. Card, Stochastic neural computation I: computational elements, IEEE Trans. Comput. 50 (9) (2001), in press.","DOI":"10.1109\/12.954505"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB2","series-title":"Pulsed Neural Networks","article-title":"Stochastic bit-stream neural networks","author":"Burge","year":"1999"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB3","doi-asserted-by":"crossref","first-page":"600","DOI":"10.1049\/el:20010377","article-title":"Stochastic rate and temporal codes with asymmetric bit errors","volume":"37","author":"Card","year":"2001","journal-title":"IEE Electron. Lett."},{"key":"10.1016\/S0925-2312(01)00679-8_BIB4","doi-asserted-by":"crossref","unstructured":"J.A. Dickson, R.D. McLeod, H.C. Card, Stochastic arithmetic implementations of neural networks with in situ learning, Proceedings of the International Conference on Neural Networks, San Francisco, 1993, pp. 711\u2013716.","DOI":"10.1109\/ICNN.1993.298642"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB5","doi-asserted-by":"crossref","unstructured":"B.R. Gaines, Stochastic computing systems, in: J.F. Tou (Ed.), Advances in Information Systems Science, Vol. 2, Plenum Press, New York, 1969, pp. 37\u2013172 (Chapter 2).","DOI":"10.1007\/978-1-4899-5841-9_2"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB6","doi-asserted-by":"crossref","first-page":"1466","DOI":"10.1109\/12.35843","article-title":"Parallel random number generation for VLSI systems using cellular automata","volume":"38","author":"Hortensius","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0925-2312(01)00679-8_BIB7","doi-asserted-by":"crossref","first-page":"2110","DOI":"10.1109\/78.533736","article-title":"Fully parallel stochastic computation architecture","volume":"44","author":"Janer","year":"1996","journal-title":"IEEE Trans. Signal Processing"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB8","doi-asserted-by":"crossref","first-page":"1109","DOI":"10.1109\/72.410355","article-title":"Architecture and statistical model of a pulse-mode digital multilayer neural network","volume":"6","author":"Kim","year":"1995","journal-title":"IEEE Trans. Neural Networks"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB9","doi-asserted-by":"crossref","first-page":"434","DOI":"10.1109\/72.129416","article-title":"Functional abilities of a stochastic logic neural network","volume":"3","author":"Kondo","year":"1992","journal-title":"IEEE Trans. Neural Networks"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB10","doi-asserted-by":"crossref","unstructured":"W. Maass, C.M. Bishop, editors, Pulsed Neural Networks, MIT Press, Cambridge, MA, 1999.","DOI":"10.7551\/mitpress\/5704.001.0001"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB11","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1109\/72.129410","article-title":"The TinMANN VLSI Chip","volume":"3","author":"Melton","year":"1992","journal-title":"IEEE Trans. Neural Networks"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB12","doi-asserted-by":"crossref","unstructured":"A.F. Murray, Pulse based computation in VLSI neural networks, in: W. Maass, C.M. Bishop (Eds.), Pulsed Neural Networks, MIT Press, Cambridge, MA, 1999 (Chapter 3).","DOI":"10.7551\/mitpress\/5704.003.0007"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB13","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1080\/09540099108946589","article-title":"Probabilistic bit-stream neural chip: theory","volume":"3","author":"Shawe-Taylor","year":"1991","journal-title":"Connection Sci."},{"key":"10.1016\/S0925-2312(01)00679-8_BIB14","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/4.62152","article-title":"Pulse density modulation technique in VLSI implementation of neural network algorithms","volume":"25","author":"Tomberg","year":"1990","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB15","doi-asserted-by":"crossref","unstructured":"M.S. Tomlinson, D.J. Walker, M.A. Sivilotti, A digital neural network architecture for VLSI, International Joint Conference on Neural Networks, San Diego, CA, Vol. 2, 1990, pp. 545\u2013550.","DOI":"10.1007\/978-94-009-0643-3_10"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB16","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/72.410370","article-title":"Two digital circuits for a fully parallel stochastic Hopfield neural network","volume":"6","author":"Torralba","year":"1995","journal-title":"IEEE Trans. Neural Networks"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB17","series-title":"Probability and Statistics with Reliability, Queueing, and Computer Science Applications","author":"Trivedi","year":"1982"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB18","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1109\/31.31321","article-title":"A digital architecture employing stochasticism for the simulation of Hopfield neural nets","volume":"36","author":"Van den Bout","year":"1989","journal-title":"IEEE Trans. Circuits Systems"},{"key":"10.1016\/S0925-2312(01)00679-8_BIB19","doi-asserted-by":"crossref","first-page":"991","DOI":"10.1016\/0893-6080(96)00025-1","article-title":"Learning in stochastic bit-stream neural networks","volume":"9","author":"Zhao","year":"1996","journal-title":"Neural Networks"}],"container-title":["Neurocomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0925231201006798?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0925231201006798?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2023,12,31]],"date-time":"2023-12-31T12:44:49Z","timestamp":1704026689000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0925231201006798"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,10]]},"references-count":19,"journal-issue":{"issue":"1-4","published-print":{"date-parts":[[2002,10]]}},"alternative-id":["S0925231201006798"],"URL":"https:\/\/doi.org\/10.1016\/s0925-2312(01)00679-8","relation":{},"ISSN":["0925-2312"],"issn-type":[{"value":"0925-2312","type":"print"}],"subject":[],"published":{"date-parts":[[2002,10]]}}}