{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T04:24:13Z","timestamp":1648873453001},"reference-count":22,"publisher":"Elsevier","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1016\/s0927-5452(05)80010-3","type":"book-chapter","created":{"date-parts":[[2007,9,8]],"date-time":"2007-09-08T01:16:03Z","timestamp":1189214163000},"page":"159-183","source":"Crossref","is-referenced-by-count":1,"title":["The \u201cMIND\u201d scalable PIM architecture"],"prefix":"10.1016","author":[{"given":"Thomas","family":"Sterling","sequence":"first","affiliation":[]},{"given":"Maciej","family":"Brodowicz","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0927-5452(05)80010-3_bib1","first-page":"405","article-title":"STARAN Parallel Processor System Hardware","volume":"43","author":"Batcher","year":"1974"},{"issue":"9","key":"10.1016\/S0927-5452(05)80010-3_bib2","doi-asserted-by":"crossref","first-page":"836","DOI":"10.1109\/TC.1980.1675684","article-title":"Design of a Massively Parallel Processor","volume":"29","author":"Batcher","year":"1980","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/S0927-5452(05)80010-3_bib3","first-page":"20","article-title":"The MasPar MP-1 Architecture","author":"Blank","year":"1990","journal-title":"IEEE Compcon"},{"key":"10.1016\/S0927-5452(05)80010-3_bib4","article-title":"Sunnyvale, California, MasPar System Overview","author":"MasPar Corporation","year":"1991","journal-title":"Doc. 9300-0100, Rev. A3"},{"key":"10.1016\/S0927-5452(05)80010-3_bib5","author":"Hillis","year":"1985"},{"key":"10.1016\/S0927-5452(05)80010-3_bib6","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/2.375174","article-title":"Processing In Memory: the Terasys Massively Parallel PIM Array","author":"Gokhale","year":"1995","journal-title":"IEEE Computer"},{"key":"10.1016\/S0927-5452(05)80010-3_bib7","first-page":"77","article-title":"The EXECUBE Approach to Massively Parallel Processing","volume":"1","author":"Kogge","year":"1994"},{"key":"10.1016\/S0927-5452(05)80010-3_bib8","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/40.592312","article-title":"A Case for Intelligent RAM: IRAM","author":"Patterson","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S0927-5452(05)80010-3_bib9","series-title":"Proc. ICS'02","article-title":"The Architecture of the DIVA Processing-In-Memory Chip","author":"Draper","year":"2002"},{"key":"10.1016\/S0927-5452(05)80010-3_bib10","series-title":"Proc. IFIP Working Confernece on Formal Description of Programming Concepts","first-page":"367","article-title":"Actors and Continuous Functionals","author":"Hewitt","year":"1977"},{"key":"10.1016\/S0927-5452(05)80010-3_bib11","series-title":"Proc. 20th Int. Symp. on Computer Architecture","article-title":"The J-Machine Multicomputer: An Architectural Evaluation","author":"Noakes","year":"1993"},{"key":"10.1016\/S0927-5452(05)80010-3_bib12","series-title":"Proc. 19th Int. Symp. on Computer Architecture","first-page":"256","article-title":"Active Messages: A Mechanism for Integrated Communication and Computation","author":"von Eicken","year":"1992"},{"key":"10.1016\/S0927-5452(05)80010-3_bib13","series-title":"Proc. SC99","article-title":"Parallel Programming in Split-C","author":"Culler","year":"1999"},{"key":"10.1016\/S0927-5452(05)80010-3_bib14","series-title":"Proc. 6th Symp. on the Frontiers of Massively Parallel Computation","first-page":"98","article-title":"Hybrid Technology Multithreaded Architecture","author":"Gao","year":"1996"},{"key":"10.1016\/S0927-5452(05)80010-3_bib15","series-title":"Proc. SC02","article-title":"Gilgamesh: A Multithreaded Processor-In-Memory Architecture for Petaflops Computing","author":"Sterling","year":"2002"},{"issue":"4","key":"10.1016\/S0927-5452(05)80010-3_bib16","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1145\/4472.4478","article-title":"Multilisp: A Language for Concurrent Symbolic Computation","volume":"7","author":"Halstead","year":"1985","journal-title":"ACM Trans. Programming Langauges and Systems"},{"key":"10.1016\/S0927-5452(05)80010-3_bib17","author":"Nikhil","year":"1986"},{"key":"10.1016\/S0927-5452(05)80010-3_bib18","series-title":"Proc. ICS'90","first-page":"1","article-title":"The Tera Computer System","author":"Alverson","year":"1990"},{"key":"10.1016\/S0927-5452(05)80010-3_bib19","first-page":"241","article-title":"Architecture and Applications of the HEP Multiprocessor Computer System","volume":"298","author":"Smith","year":"1981"},{"key":"10.1016\/S0927-5452(05)80010-3_bib20","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1007\/BF03356753","article-title":"A Study of the EARTH-MANNA Multithreaded System","volume":"24","author":"Hum","year":"1996","journal-title":"J. Int. Parallel Programming"},{"issue":"3","key":"10.1016\/S0927-5452(05)80010-3_bib21","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1006\/jpdc.1993.1070","article-title":"TAM\u2014A Compiler Controlled Threaded Abstract Machine","volume":"18","author":"Culler","year":"1993","journal-title":"J. Parallel and Distributed Computing"},{"key":"10.1016\/S0927-5452(05)80010-3_bib22","series-title":"Proc. SC04","article-title":"Analysis and Modeling of Advanced PIM Architecture Design, Tradeoffs","author":"Sterling","year":"2004"}],"container-title":["Advances in Parallel Computing","Grid Computing The New Frontier of High Performance Computing"],"original-title":[],"deposited":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T11:23:32Z","timestamp":1546601012000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0927545205800103"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1016\/s0927-5452(05)80010-3","relation":{},"ISSN":["0927-5452"],"issn-type":[{"value":"0927-5452","type":"print"}],"subject":[],"published":{"date-parts":[[2005]]}}}