{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,7]],"date-time":"2024-12-07T05:13:16Z","timestamp":1733548396718,"version":"3.30.1"},"reference-count":53,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[2000,3,1]],"date-time":"2000-03-01T00:00:00Z","timestamp":951868800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Simulation Practice and Theory"],"published-print":{"date-parts":[[2000,3]]},"DOI":"10.1016\/s0928-4869(00)00005-7","type":"journal-article","created":{"date-parts":[[2003,4,5]],"date-time":"2003-04-05T03:16:34Z","timestamp":1049512594000},"page":"741-767","source":"Crossref","is-referenced-by-count":5,"title":["Modelling and distributed simulation of asynchronous hardware"],"prefix":"10.1016","volume":"7","author":[{"given":"Georgios K.","family":"Theodoropoulos","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0928-4869(00)00005-7_BIB1","unstructured":"F.A. Almeida, P.H. Welch, A parallel emulator for a multiprocessor dataflow machine, in: Proceedings of the World Transputer Congress, Como, 1994, pp. 259\u2013272"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB2","unstructured":"J.M. Alonso, et al., Conservative parallel discrete event simulation in a transputer-based multicomputer, in: Proceedings of the World Transputer Congress, Aachen, 1993, pp. 636\u2013650"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB3","unstructured":"The AMULET Group, World Wide Web Home Page, URL: http:\/\/www.cs.man.ac.uk\/amulet\/index.html"},{"year":"1995","series-title":"Asynchronous Digital Circuit Design","key":"10.1016\/S0928-4869(00)00005-7_BIB4"},{"year":"1995","series-title":"Asynchronous Circuits","author":"Brozowski","key":"10.1016\/S0928-4869(00)00005-7_BIB5"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB6","unstructured":"E. Brunvand, M. Starkey, An integrated environment for the design and simulation of self-timed systems, in: Proceedings of the VLSI, 1991, pp. 4a.2.1\u20134a.3.1"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB7","doi-asserted-by":"crossref","unstructured":"E. Brunvand, The NSR processor, in: Proceedings of the 26th Annual Hawaii International Conference on System Sciences, Maui, Hawaii, 1993, pp. 428\u2013435","DOI":"10.1109\/HICSS.1993.270622"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB8","unstructured":"S.M. Burns, A.J. Martin, Synthesis of self-timed circuits by program transformations, Technical Report 5253:TR:87, Computer Science Department, Caltech, 1987"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB9","doi-asserted-by":"crossref","unstructured":"K.R. Cho, K. Okura, K. Asada, Design of a 32-bit fully asynchronous microprocessor (FAM), in: Proceedings of the 35th Midwest Symposium on Circuits and Systems, Washington, DC, 1992, pp. 1500\u20131503","DOI":"10.1109\/MWSCAS.1992.271009"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB10","unstructured":"T.A. Chu, Synthesis of self-timed VLSI circuits from graph-theoretic specifications, Ph.D. Thesis (MIT\/LCS\/TR-393), MIT, June 1987"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB11","unstructured":"W.A. Clark, C.E. Molnar, Macromodular computer systems, in: R.W. Stacy, B.D. Waxman (Eds.), Biomedical Research, Academic Press, New York, 1974 (Chapter 3)"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB12","unstructured":"Cogency Technology Inc., World Wide Web Home Page, URL: http:\/\/www.cogency.com"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB13","unstructured":"J. Cortadella, et al., Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers, IEICE Transactions on Information and Systems E80-D(3) (1997) 315\u2013325"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB14","doi-asserted-by":"crossref","unstructured":"A. Davis, The architecture and system method for DDM1: a recursively structures data-driven machine, in: Proceedings of the Fifth Annual Symposium on Computer Architecture, Palo Alto, CA, 1978, pp. 210\u2013215","DOI":"10.1145\/800094.803050"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB15","doi-asserted-by":"crossref","unstructured":"A. Davis, S.M. Nowick, Synthesizing Asynchronous Circuits: Practice and experience, in: G. Birtwistle, A. Davis (Eds.), Asynchronous Digital Circuit Design, Springer, Berlin, 1995, pp. 104\u2013150","DOI":"10.1007\/978-1-4471-3575-3_3"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB16","unstructured":"M.E. Dean, STRiP: a self-timed RISC processor, Technical Report CSL-TR-92-543, Computer Systems Laboratory, Stanford University, July 1992"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB17","doi-asserted-by":"crossref","unstructured":"D.L. Dill, Trace theory for automatic hierarchical verification of speed-independent circuits, ACM Distinguished Dissertations, MIT Press, Cambridge, MA, 1989","DOI":"10.7551\/mitpress\/6874.001.0001"},{"issue":"3","key":"10.1016\/S0928-4869(00)00005-7_BIB18","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/BF02252954","article-title":"A formal approach to designing delay-insensitive circuits","volume":"5","author":"Ebergen","year":"1991","journal-title":"Distributed Computing"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB19","doi-asserted-by":"crossref","unstructured":"C.J. Elston, et al., Hades \u2013 towards the design of an asynchronous superscalar processor, in: Proceedings of the Second Working Conference on Asynchronous Design Methodologies, London, 1995, pp. 200\u2013209","DOI":"10.1109\/WCADM.1995.514657"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB20","unstructured":"P.B. Endecott, S.B. Furber, Modelling and simulation of asynchronous systems using the LARD hardware description language, in: Proceedings of the 12th European Simulation Multiconference, Manchester, 1998, Society for Computer Simulation International, pp. 39\u201343"},{"issue":"10","key":"10.1016\/S0928-4869(00)00005-7_BIB21","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/84537.84545","article-title":"Parallel discrete event simulation","volume":"33","author":"Fujimoto","year":"1990","journal-title":"Communications of the ACM"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB22","doi-asserted-by":"crossref","unstructured":"S.B. Furber, Computing without clocks, in: G. Birtwistle, A. Davis (Eds.), Asynchronous Digital Circuit Design, Springer, Berlin, 1995, pp. 211\u2013262","DOI":"10.1007\/978-1-4471-3575-3_5"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB23","doi-asserted-by":"crossref","unstructured":"S.B. Furber, et al., AMULET2e: an asynchronous embedded controller, in: Proceedings of the Async '97 Conference, IEEE Computer Society Press, 1997, pp. 290\u2013299","DOI":"10.1109\/ASYNC.1997.587182"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB24","doi-asserted-by":"crossref","unstructured":"J.D. Garside, et al., AMULET3 revealed, in: Proceedings of the Async'99 Conference, IEEE Computer Society Press, 1997, pp. 51\u201359","DOI":"10.1109\/ASYNC.1999.761522"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB25","doi-asserted-by":"crossref","unstructured":"G. Gopalakrishnan, V. Akella, Specification, simulation and synthesis of self-timed circuits, in: Proceedings of the 26th Hawaii International Conference on System Sciences, 1993, pp. 399\u2013408","DOI":"10.1109\/HICSS.1993.270625"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB26","unstructured":"S. Hauck, Asynchronous design methodologies: an overview, Technical Report UW-CSE-93-05-07, University of Washington, April 1993"},{"year":"1985","series-title":"Communicating Sequential Processes","author":"Hoare","key":"10.1016\/S0928-4869(00)00005-7_BIB27"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB28","doi-asserted-by":"crossref","unstructured":"H. Hulgaard, S.M. Burns, Bounded delay timing analysis of a class of CSP programs with choice, in: Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1994","DOI":"10.1109\/ASYNC.1994.656281"},{"issue":"1","key":"10.1016\/S0928-4869(00)00005-7_BIB29","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/359327.359333","article-title":"The development of the MU-5 computer system","volume":"21","author":"Ibbett","year":"1978","journal-title":"Communications of the ACM"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB30","unstructured":"Occam 2 Reference Manual, Inmos, Prentice-Hall, Englewood Cliffs, NJ, 1988"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB31","doi-asserted-by":"crossref","first-page":"342","DOI":"10.1007\/BFb0039070","article-title":"Delay-insensitive circuits: an algebraic approach to their design","volume":"458","author":"Josephs","year":"1990","journal-title":"Lecture Notes in Computer Science"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB32","unstructured":"A.E. Knowles, ParSiFal \u2013 a parallel simulation facility based on the transputer, Presented at the School of High Performance Architectures and Algorithms, Primorsko, Bulgaria, 1987"},{"issue":"7","key":"10.1016\/S0928-4869(00)00005-7_BIB33","doi-asserted-by":"crossref","first-page":"558","DOI":"10.1145\/359545.359563","article-title":"Time, clocks and the ordering of events in distributed systems","volume":"21","author":"Lamport","year":"1978","journal-title":"Communications of the ACM"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB34","unstructured":"Y. Liu, J. Aldwinckle, K. Stevens, G. Birtwistle, Designing parallel specifications in CCS, in: Proceedings of the Canadian Conference on Electrical and Computer Engineering, Vancouver, 1993"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB35","doi-asserted-by":"crossref","unstructured":"A.J. Martin, et al., Design of an asynchronous microprocessor, in: Proceedings of the Decennial Caltech Conference on VLSI, Advanced Research in VLSI, 1989, pp. 351\u2013373","DOI":"10.21236\/ADA447727"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB36","series-title":"Formal Methods for VLSI Design","article-title":"Synthesis of asynchronous VLSI circuits","author":"Martin","year":"1990"},{"year":"1980","series-title":"Introduction to VLSI Systems","author":"Mead","key":"10.1016\/S0928-4869(00)00005-7_BIB37"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB38","unstructured":"C.E. Molnar, T.-P. Fang, Synthesis of reliable speed-independent circuit modules: I. general method for specification of module\u2013environment interaction and derivation of a circuit realisation, Technical Report 297, Computer Systems Laboratory, Institute for Biomedical Computing, Washington University, St. Louis, 1983"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB39","unstructured":"D.E. Muller, W.S. Bartky, A theory of asynchronous circuits, digital computer laboratory 75, University of Illinois, November 1956"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB40","doi-asserted-by":"crossref","unstructured":"T. Nanya, et al., TITAC: design of a quasi-delay-insensitive microprocessor, IEEE Design and Test of Computers 11(2) (1994) 50\u201363","DOI":"10.1109\/54.282445"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB41","unstructured":"N.C. Paver, The design and implementation of an asynchronous microprocessor, Ph.D. Thesis, Department of Computer Science, University of Manchester, 1994"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB42","unstructured":"W.F. Richardson, E. Brunvand, Fred: an architecture for a self-timed decoupled computer, Technical Report UUCS-95-008, University of Utah, May 1995. Available at: ftp:\/\/ftp.cs.utah.edu\/techreports\/1995\/UUCS-95-008.ps.Z"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB43","unstructured":"E.M. Sentovich, et al., SIS: a system for sequential circuit synthesis, Technical Report UCB\/ERL M92\/41, UC Berkeley, May 1992"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB44","unstructured":"Sharp's data-driven media processor, World Wide Web Home Page, URL: http:\/\/www.sharpsdi.com\/DDMPhtmlpages\/DDMPmain.html"},{"issue":"3","key":"10.1016\/S0928-4869(00)00005-7_BIB45","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MDT.1994.303847","article-title":"The counterflow pipeline processor architecture","volume":"11","author":"Sproull","year":"1994","journal-title":"IEEE Design and Test of Computers"},{"issue":"1","key":"10.1016\/S0928-4869(00)00005-7_BIB46","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","article-title":"Micropipelines","volume":"32","author":"Sutherland","year":"1989","journal-title":"Communications of the ACM"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB47","unstructured":"I.E. Sutherland, Flashback simulation, Research Report SunLab 93:0285, Sun Microsystems Laboratories, August 1993"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB48","unstructured":"G. Theodoropoulos, Strategies for the modelling and simulation of asynchronous computer architectures, Ph.D. Thesis, Department of Computer Science, University of Manchester, 1995. Available at: ftp:\/\/ftp.cs.man.ac.uk\/pub\/amulet\/theses\/theo95-phd.ps.Z"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB49","doi-asserted-by":"crossref","unstructured":"C.H. Van Berkel, J. Kessels, M. Roncken, R. Saeijs, F. Schalij, The VLSI-programming language tangram and its translation into Handshake circuits, in: Proceedings of the EDAC, 1991, pp. 384\u2013389","DOI":"10.1109\/EDAC.1991.206431"},{"key":"10.1016\/S0928-4869(00)00005-7_BIB50","unstructured":"VERSIFY Release 2.0, Department d'Arquitectura de Computadors, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain, November 1998, World Wide Web Home Page, URL: http:\/\/www.ac.upc.es\/vlsi\/versify\/"},{"issue":"10","key":"10.1016\/S0928-4869(00)00005-7_BIB51","doi-asserted-by":"crossref","first-page":"1013","DOI":"10.1145\/358274.358283","article-title":"Dhrystone, a synthetic systems programming benchmark","volume":"27","author":"Weicker","year":"1984","journal-title":"Communications of the ACM"},{"issue":"11","key":"10.1016\/S0928-4869(00)00005-7_BIB52","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/2.634866","article-title":"Asynchronous processor survey","volume":"30","author":"Werner","year":"1997","journal-title":"IEEE Computer"},{"issue":"4","key":"10.1016\/S0928-4869(00)00005-7_BIB53","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/12.588033","article-title":"AMULET1: an asynchronous ARM microprocessor","volume":"46","author":"Woods","year":"1997","journal-title":"IEEE Transactions on Computers"}],"container-title":["Simulation Practice and Theory"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0928486900000057?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0928486900000057?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T15:11:24Z","timestamp":1733497884000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0928486900000057"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,3]]},"references-count":53,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2000,3]]}},"alternative-id":["S0928486900000057"],"URL":"https:\/\/doi.org\/10.1016\/s0928-4869(00)00005-7","relation":{},"ISSN":["0928-4869"],"issn-type":[{"type":"print","value":"0928-4869"}],"subject":[],"published":{"date-parts":[[2000,3]]}}}