{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T23:35:16Z","timestamp":1648683316844},"reference-count":24,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1999,3,1]],"date-time":"1999-03-01T00:00:00Z","timestamp":920246400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Simulation Practice and Theory"],"published-print":{"date-parts":[[1999,3]]},"DOI":"10.1016\/s0928-4869(98)00020-2","type":"journal-article","created":{"date-parts":[[2003,4,4]],"date-time":"2003-04-04T22:41:35Z","timestamp":1049496095000},"page":"91-103","source":"Crossref","is-referenced-by-count":0,"title":["PARCIS: a robust parallel VLSI circuit simulator"],"prefix":"10.1016","volume":"7","author":[{"given":"P.","family":"Linardis","sequence":"first","affiliation":[]},{"given":"I.","family":"Vlahavas","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"92","key":"10.1016\/S0928-4869(98)00020-2_BIB1","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1090\/S0025-5718-1965-0198670-6","article-title":"A class of methods for solving nonlinear simultaneous equations","volume":"19","author":"Broyden","year":"1965","journal-title":"Mathematics of Computation"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB2","doi-asserted-by":"crossref","first-page":"1391","DOI":"10.1109\/43.329267","article-title":"Multi-level simulation of large analog systems containing behavioral models","volume":"13","author":"Casinovi","year":"1994","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB3","unstructured":"L.O. Chua, P.M. Lin, Computer Aided Analysis of Electronic Circuits, Prentice-Hall, Englewood Cliffs, NJ, 1975"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB4","unstructured":"C. Desoer, E. Kuh, Basic Circuit Theory, McGraw-Hill, New York, 1969"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB5","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/TCAD.1982.1269998","article-title":"MEDUSA \u2013 a simulator for modular circuits","volume":"CAD-1","author":"Engl","year":"1982","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB6","doi-asserted-by":"crossref","first-page":"510","DOI":"10.1109\/43.372377","article-title":"Robust VLSI circuit simulation techniques based on overlapped waveform relaxation","volume":"14","author":"Fang","year":"1995","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB7","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/TCT.1971.1083223","article-title":"The sparse tableau approach to network analysis and design","volume":"CT-18","author":"Hachtel","year":"1971","journal-title":"IEEE Trans. Circuit Theory"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB8","first-page":"504","article-title":"The modified nodal approach to network analysis","volume":"CAS-25","author":"Ho","year":"1975","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB9","doi-asserted-by":"crossref","first-page":"635","DOI":"10.1109\/TCT.1973.1083756","article-title":"Network statistics for computer-aided network analysis","volume":"CT-20","author":"Jessel","year":"1973","journal-title":"IEEE Trans. Circuit Theory"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB10","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1109\/TCAD.1982.1270004","article-title":"The waveform relaxation method for time-domain analysis of large scale integrated circuits","volume":"CAD-1","author":"Lelarasmee","year":"1982","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB11","unstructured":"P. Linardis, K.G. Nichols, E.J. Zaluska, Network partitioning and latency exploitation in time-domain analysis of nonLinear electronic circuits, in: Proc. 1978 IEEE Int. Symposium on Circuits and Systems, New York, USA, 1978, pp. 510\u2013514"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB12","unstructured":"P. Linardis, K.G. Nichols, Partitioning with latency exploitation in the time-domain analysis of large nonlinear electronic circuits, in: Proc. IEE International Conference on Computer Aided Design and Manufacture of Electronic Components, Circuits and Systems (CADMECCS), Brighton, UK, 1979, pp. 105\u2013109"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB13","unstructured":"P. Linardis, Partitioning and latency exploitation in the time-domain analysis of large electronic circuits, Ph.D. Thesis, Dept. of Electronics, Univ. Southampton, UK, 1979"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB14","unstructured":"L.W. Nagel, SPICE 2, a computer program to simulate semiconductor circuits, Tech. Rep. ERL-M520, Electron. Res. Lab., Univ. of California, Berkeley, May 1975"},{"issue":"6","key":"10.1016\/S0928-4869(98)00020-2_BIB15","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/43.640621","article-title":"Newton\u2013Raphson iteration speed-up algorithm for the solution of nonlinear circuit equations in general-purpose CAD programs","volume":"16","author":"Ngoya","year":"1997","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB16","unstructured":"J.M. Ortega, W.C. Rheinboldt, Iterative Solution of Nonlinear Equations in Several Variables, Academic Press, New York, 1970"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB17","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1109\/43.238037","article-title":"The design and implementation of a concurrent circuit simulation program for multicomputers","volume":"12","author":"Peterson","year":"1993","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB18","unstructured":"N.B. Rabbat, H.Y. Hsieh, Concepts of latency in the time domain solution of nonlinear differential equations, in: Proc. 1978 IEEE Int. Symposium on Circuits and Systems, New York, USA, 1978, pp. 813\u2013825"},{"issue":"1","key":"10.1016\/S0928-4869(98)00020-2_BIB19","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/43.486273","article-title":"Multilevel and mixed-domain simulation of analog circuits and systems","volume":"15","author":"Saleh","year":"1996","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB20","doi-asserted-by":"crossref","unstructured":"R. Saleh, A. Newton, The exploitation of latency and multirate bahavior using nonlinear relaxation for circuit simulation, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 8 (1989)","DOI":"10.1109\/43.44509"},{"issue":"5","key":"10.1016\/S0928-4869(98)00020-2_BIB22","doi-asserted-by":"crossref","first-page":"672","DOI":"10.1109\/43.277612","article-title":"Stepwise equivalent conductance circuit simulation technique","volume":"12","author":"Lin","year":"1993","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"10.1016\/S0928-4869(98)00020-2_BIB23","doi-asserted-by":"crossref","first-page":"378","DOI":"10.1109\/TCT.1970.1083133","article-title":"Integration system of a nonlinear network-analysis program","volume":"CT-17","author":"Shichman","year":"1970","journal-title":"IEEE Trans. Circuit Theory"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB24","unstructured":"The TTL Data Book for Design Engineers, Texas Instruments, 1973"},{"key":"10.1016\/S0928-4869(98)00020-2_BIB25","unstructured":"P. Yang, I.N. Hajj, T.N. Trick, SLATE: a circuit simulation program with latency exploitation and node tearing, in: Proc. IEEE Int. Conf. Circuits Computers, 1980, pp. 353\u2013355"}],"container-title":["Simulation Practice and Theory"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0928486998000202?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0928486998000202?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,16]],"date-time":"2019-04-16T22:23:32Z","timestamp":1555453412000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0928486998000202"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,3]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1999,3]]}},"alternative-id":["S0928486998000202"],"URL":"https:\/\/doi.org\/10.1016\/s0928-4869(98)00020-2","relation":{},"ISSN":["0928-4869"],"issn-type":[{"value":"0928-4869","type":"print"}],"subject":[],"published":{"date-parts":[[1999,3]]}}}