{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,7]],"date-time":"2024-01-07T00:01:55Z","timestamp":1704585715229},"reference-count":32,"publisher":"Elsevier BV","issue":"13","license":[{"start":{"date-parts":[[2002,10,1]],"date-time":"2002-10-01T00:00:00Z","timestamp":1033430400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Information and Software Technology"],"published-print":{"date-parts":[[2002,10]]},"DOI":"10.1016\/s0950-5849(02)00107-6","type":"journal-article","created":{"date-parts":[[2002,10,8]],"date-time":"2002-10-08T18:05:40Z","timestamp":1034100340000},"page":"783-795","source":"Crossref","is-referenced-by-count":2,"title":["A cache-aware program transformation technique suitable for embedded systems"],"prefix":"10.1016","volume":"44","author":[{"given":"S.","family":"Bartolini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.A.","family":"Prete","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/S0950-5849(02)00107-6_BIB1","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/166962.166974","article-title":"Efficient simulation of caches under optimal replacement with applications to miss characterization","volume":"21","author":"Sugumar","year":"1993","journal-title":"Performance Evaluation Review"},{"issue":"12","key":"10.1016\/S0950-5849(02)00107-6_BIB2","doi-asserted-by":"crossref","first-page":"1612","DOI":"10.1109\/12.40842","article-title":"Evaluating associativity in CPU caches","volume":"38","author":"Hill","year":"1989","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"10.1016\/S0950-5849(02)00107-6_BIB3","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1147\/sj.52.0078","article-title":"A study of replacement algorithms for a virtual-storage computer","volume":"5","author":"Belady","year":"1966","journal-title":"IBM System Journal"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB4","first-page":"63","article-title":"The split temporal\/spatial cache","volume":"March","author":"Milutinovic","year":"1996","journal-title":"Proceeding of SCIzzL-5, Santa Clara, CA, USA"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB5","first-page":"338","article-title":"A data cache with multiple caching strategies tuned to different types of locality","volume":"July","author":"Gonz\u00e1lez","year":"1995","journal-title":"Proceedings of ACM ICS 95, Barcelona, Spain"},{"issue":"2","key":"10.1016\/S0950-5849(02)00107-6_BIB6","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/12.752652","article-title":"A trace cache microarchitecture and evaluation","volume":"42","author":"Rotemberg","year":"1999","journal-title":"IEEE Transactions on Computers, Special Issue on Cache Memory"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB7","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1145\/305138.305178","article-title":"Software trace cache","volume":"June","author":"Ram\u0131\u0301rez","year":"1999","journal-title":"ICS-13, ACM International Conference on Supercomputing (ICS-99), Rhodes"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB8","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers","volume":"June","author":"Jouppi","year":"1990","journal-title":"Proceedings of 17th ISCA, Seattle, WA, USA"},{"issue":"2","key":"10.1016\/S0950-5849(02)00107-6_BIB9","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1109\/12.752660","article-title":"Randomized cache placement for eliminating conflicts","volume":"48","author":"Topham","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB10","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1145\/263580.263599","article-title":"Eliminating cache conflict misses through XOR-based placement functions","volume":"July","author":"Gonz\u00e1lez","year":"1997","journal-title":"Proceedings of International Conference on Supercomputing, Vienna, Austria"},{"issue":"11","key":"10.1016\/S0950-5849(02)00107-6_BIB11","doi-asserted-by":"crossref","first-page":"1174","DOI":"10.1109\/12.644292","article-title":"Compression-based program characterization for improving cache memory performance","volume":"46","author":"Phalke","year":"1997","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB12","first-page":"51","article-title":"A locality sensitive multi-module cache with explicit management","volume":"June","author":"S\u00e1nchez","year":"1999","journal-title":"Proceedings of the ACM International Conference on Supercomputing (ICS-99), Rhodes (Greece)"},{"issue":"2","key":"10.1016\/S0950-5849(02)00107-6_BIB13","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/TC.1999.752650","article-title":"Guest editors' introduction, cache memory and related problems: enhancing and exploiting the locality","volume":"48","author":"Milutinovic","year":"1999","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"10.1016\/S0950-5849(02)00107-6_BIB14","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/12.752657","article-title":"Improving cache locality by a combination of loop and data transformations","volume":"48","author":"Kandemir","year":"1999","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"10.1016\/S0950-5849(02)00107-6_BIB15","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1109\/12.752655","article-title":"Augmenting loop tiling with data alignment for improved cache performance","volume":"48","author":"Panda","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB16","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1145\/113445.113452","article-title":"Procedure merging with instruction caches","volume":"June","author":"McFarling","year":"1991","journal-title":"ACM SIGPLAN'91 Conference on Programming Language Design and Implementation, Toronto, Ont., Canada"},{"issue":"1","key":"10.1016\/S0950-5849(02)00107-6_BIB17","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1145\/181993.182001","article-title":"Compile time instruction cache optimizations","volume":"22","author":"Mendlson","year":"1994","journal-title":"Computer Architecture News"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/301618.301633","article-title":"Cache-conscious structure layout","volume":"May","author":"Chilimbi","year":"1999","journal-title":"Proceedings of the ACM SIGPLAN'99 Conference on Programming Language Design and Implementation, Atlanta, GA, USA"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB19","unstructured":"D. Scales, Efficient Dynamic Procedure Placement, WRL Research Report 98\/5, August 1998."},{"issue":"2","key":"10.1016\/S0950-5849(02)00107-6_BIB20","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/12.752658","article-title":"Analysis of temporal-based program behaviour for improved instruction cache performance","volume":"48","author":"Kalamatianos","year":"1999","journal-title":"IEEE Transactions on Computers"},{"issue":"12","key":"10.1016\/S0950-5849(02)00107-6_BIB21","doi-asserted-by":"crossref","first-page":"1363","DOI":"10.1109\/12.737683","article-title":"Optimizing the instruction cache performance of the operating system","volume":"47","author":"Torrellas","year":"1998","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"10.1016\/S0950-5849(02)00107-6_BIB22","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1145\/74926.74953","article-title":"Achieving high instruction cache performance with an optimizing compiler","volume":"17","author":"Hwu","year":"1989","journal-title":"ISCA'89, Proceedings of the 16th Annual ISCA, ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB23","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1145\/93542.93550","article-title":"Profile guided code positioning","volume":"June","author":"Pettis","year":"1990","journal-title":"Proceedings of the ACM SIGPLAN'90 Conference on Programming Language Design and Implementation, ACM"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB24","doi-asserted-by":"crossref","first-page":"1279","DOI":"10.1109\/MELCON.1998.699442","article-title":"A fast placement algorithm for optimal cache use","volume":"May","author":"Lorenzini","year":"1998","journal-title":"Melecon'98, Proceedings of Ninth Mediterranean Electrotechnical Conference, IEEE, Tel-Aviv, Israel"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB25","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/MICRO.1997.645824","article-title":"Procedure placement using temporal ordering information","author":"Gloy","year":"1997","journal-title":"Proceedings of the 30th IEEE Annual International Symposium on Microarchitecture (Micro'97), Los Alamitos"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB26","series-title":"Analysis of Cache Performance for Operating Systems and Multiprogramming","author":"Agarwal","year":"1989"},{"issue":"1","key":"10.1016\/S0950-5849(02)00107-6_BIB27","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/TSE.1977.233841","article-title":"Two methods for the efficient analysis of memory address trace data","volume":"SE-3","author":"Smith","year":"1977","journal-title":"IEEE Transactions on Software Engineering"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB28","unstructured":"T.R. Puzak, Analysis of cache replacement algorithms, PhD Thesis, Department of Electrical and Computer Engineering, University of Massachussets, February 1985."},{"key":"10.1016\/S0950-5849(02)00107-6_BIB29","series-title":"Computer Architecture: a Quantitative Approach","author":"Hennessy","year":"1995"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB30","unstructured":"ARM Software Development Toolkit, ARM Limited, 1998."},{"key":"10.1016\/S0950-5849(02)00107-6_BIB31","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/40.612225","article-title":"The ChARM tool for tuning embedded systems","volume":"July\/August","author":"Prete","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S0950-5849(02)00107-6_BIB32","unstructured":"Papadimitriou, Steiglitz, Combinatorial Optimization, Dover ed, 1998."}],"container-title":["Information and Software Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0950584902001076?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0950584902001076?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,1,6]],"date-time":"2024-01-06T23:26:29Z","timestamp":1704583589000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0950584902001076"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,10]]},"references-count":32,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2002,10]]}},"alternative-id":["S0950584902001076"],"URL":"https:\/\/doi.org\/10.1016\/s0950-5849(02)00107-6","relation":{},"ISSN":["0950-5849"],"issn-type":[{"value":"0950-5849","type":"print"}],"subject":[],"published":{"date-parts":[[2002,10]]}}}