{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T21:45:19Z","timestamp":1648849519810},"reference-count":36,"publisher":"Elsevier BV","issue":"11","license":[{"start":{"date-parts":[[2000,9,1]],"date-time":"2000-09-01T00:00:00Z","timestamp":967766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,9]]},"DOI":"10.1016\/s1383-7621(00)00002-3","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"955-972","source":"Crossref","is-referenced-by-count":1,"title":["Chained backplane communication architecture for scalable multiprocessor systems"],"prefix":"10.1016","volume":"46","author":[{"given":"Pasi","family":"Kolinummi","sequence":"first","affiliation":[]},{"given":"Timo","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[]},{"given":"Jukka","family":"Saarinen","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00002-3_BIB1","unstructured":"ADSP-2106x SHARC User\u2019s Manual, second edition, 7\/96, Analog Devices, USA"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB2","doi-asserted-by":"crossref","unstructured":"B.P. Aichinger, Futurebus+as an I\/O Bus: Profile B, in: 19th Annual Int\u2019l Symposium on Computer Architecture, Computer Architecture News, May 1992, ACM Press, New York, 20 (2) 300\u2013307","DOI":"10.1145\/139669.140386"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB3","unstructured":"ANSI\/IEEE standards 896.1x and 896.2x, Standard for Futurebus+\u00ae, IEEE Service Center, Piscataway, New York, 1991"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB4","unstructured":"ANSI\/IEEE standard 1296, Multibus II standard, IEEE Service Center, Piscataway, New York, 1987"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB5","unstructured":"ANSI\/IEEE standard 1596, Scalable Coherent Interface Standard, IEEE Service Center, Piscataway, New York, 1992"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB6","unstructured":"ANSI\/VITA 1, VME64 standard, VITA Office, USA, 1994"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB7","unstructured":"ANSI\/VITA 5, RACEway Interlink Standard, VITA Office, USA, 1994"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB8","unstructured":"ANSI\/VITA 10, SKYchannel standard, VITA Office, USA, 1995"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB9","unstructured":"D.J. Becker, T. Sterling, D. Savarese, J.E. Dorband, U.A. Ranawak, C. V. Packer. Beowulf: A Parallel Workstation For Scientific Computation, in: International Conference on Parallel Processing (ICPP), 1995, pp. 11\u201314"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB10","series-title":"Parallel and Distributed Computation: Numerical Methods","author":"Bertsekas","year":"1989"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB11","doi-asserted-by":"crossref","unstructured":"N. Boden, D. Cohen, R. Felderman, A. Kulawik, C. Sietz, J. Seizovic, and W. Su, Myrinet-A Gigabit-per-Second Local Area Network, IEEE Micro, 1995, pp. 29\u201336","DOI":"10.1109\/40.342015"},{"issue":"6","key":"10.1016\/S1383-7621(00)00002-3_BIB12","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/MM.1985.304515","article-title":"Microstandards special feature: A comparison of bit buses","volume":"5","author":"Borrill","year":"1985","journal-title":"IEEE Micro"},{"issue":"8","key":"10.1016\/S1383-7621(00)00002-3_BIB13","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/12.707586","article-title":"Competitive learning algorithms and neurocomputer architecture","volume":"47","author":"Card","year":"1998","journal-title":"IEEE Transactions on Computer"},{"issue":"1","key":"10.1016\/S1383-7621(00)00002-3_BIB14","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/40.653035","article-title":"Virtual network transport protocols for myrinet","volume":"18","author":"Chun","year":"1998","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB15","unstructured":"CompactPCI Specification, revision 2.1, PCI Industrial Computer Manufacturers\u2019 group (PCIMG), 1997"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB16","doi-asserted-by":"crossref","unstructured":"D. Culler, A. Arpaci-Dusseau, R. Arpaci-Dusseau, B. Chun, S. Lumetta, A. Mainwaring, R. Martin, C. Yoshikawa, F. Wong, Parallel Computing on the Berkeley NOW, in: 9th Joint Symposium on Parallel Processing (JSPP\u201997), Kobe, Japan, 1997. Available via Berkeley\u2019s NOW Home Page, http:\/\/now.cs.berkeley.edu\/, accessed August 1999","DOI":"10.1145\/253262.253322"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB17","series-title":"Queueing Theory for Telecommunication","author":"Daigle","year":"1992"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB18","unstructured":"A.L. Degama, Parallel Processing Architectures and VLSI Hardware, Prentice-Hall, Eaglewood Cliffs, vol. 1, 1989"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB19","unstructured":"J.E. Dorband, Nasa theHIVE Home Page, http:\/\/newton.gsfc.nasa.gov\/thehive\/, accessed, February 1999"},{"issue":"1","key":"10.1016\/S1383-7621(00)00002-3_BIB20","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/40.124376","article-title":"The scalable coherent interface and related standards projects","volume":"12","author":"Gustavson","year":"1992","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB21","series-title":"High-Speed Digital Design: A Handbook of Black Magic","author":"Johnson","year":"1995"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB22","unstructured":"P. Kolinummi, T. H\u00e4m\u00e4l\u00e4inen, J. Saarinen, Architecture of Partial Tree Shape Neurocomputer, in: Proceedings of the Second IASTED Parallel and Distributed Computing and Networks Conference, Brisbane, Australia, December 1998, pp. 626\u2013629"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB23","series-title":"Scalable Shared-Memory Multiprocessing","author":"Lenoski","year":"1995"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB24","first-page":"58","article-title":"Overview of Multibus II Architecture","volume":"4","author":"Mahoney","year":"1990","journal-title":"Supermicro J"},{"issue":"3","key":"10.1016\/S1383-7621(00)00002-3_BIB25","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1016\/0743-7315(92)90067-W","article-title":"The ring array processor: a multiprocessing peripheral for connectionist applications","volume":"14","author":"Morgan","year":"1992","journal-title":"J. Parallel and Distributed Computing"},{"issue":"1","key":"10.1016\/S1383-7621(00)00002-3_BIB26","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/72.363436","article-title":"Fast neural net simulation with a DSP processor array","volume":"6","author":"M\u00fcller","year":"1995","journal-title":"IEEE Transactions on Neural Networks"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB27","unstructured":"PCI Local bus specification, revision 2.1, PCI Special Interest Group, June 1995"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB28","unstructured":"PC\/104-Plus Specification V. 1.0, PC\/104 Consortium, CA, USA, 1997"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB29","doi-asserted-by":"crossref","unstructured":"S.L. PeytonJones, M.S. Hardie, A futurebus interface from off-the-shelf parts, IEEE Micro 11 (1) (1991) 38\u201341 and 84\u201393","DOI":"10.1109\/40.67745"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB30","unstructured":"PMC: IEEE standard 1386.1\/Draft 2.0, Physical and Environmental Layers for PCI Mezzanine Cards, IEEE Service Center, Piscataway, New York, 1995"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB31","unstructured":"Sandia National Laboratory, Megalon Home Page, http:\/\/megalon.ca.sandia.gov\/, accessed February 1999"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB32","unstructured":"E. Solari, ISA & EISA Theory and Operation, Annabooks, San Diego, USA, 1992"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB33","unstructured":"T. Sterling, T. Cwik, D. Becker, J. Salmon, M. Warren, and B. Nitzberg, An assessment of Beowulf-class computing for NASA requirements: Initial findings from the first NASA workshop on Beowulf-class clustered computing, in: Proceedings of IEEE Aerospace Conference, Aspen CO, March 1998"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB34","unstructured":"TMS320C4X User\u2019s Guide, Texas Instruments, 1994"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB35","unstructured":"The Programmable Logic Data Book, Xilinx, USA, 1999. Also available http:\/\/ www.xilinx.com"},{"key":"10.1016\/S1383-7621(00)00002-3_BIB36","series-title":"Advanced Multimicroprocessor Bus Architectures","author":"Zalewski","year":"1995"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000023?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000023?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T23:28:07Z","timestamp":1578698887000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000023"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,9]]},"references-count":36,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2000,9]]}},"alternative-id":["S1383762100000023"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00002-3","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,9]]}}}