{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T21:09:57Z","timestamp":1649020197958},"reference-count":18,"publisher":"Elsevier BV","issue":"11","license":[{"start":{"date-parts":[[2000,9,1]],"date-time":"2000-09-01T00:00:00Z","timestamp":967766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,9]]},"DOI":"10.1016\/s1383-7621(00)00003-5","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"973-990","source":"Crossref","is-referenced-by-count":4,"title":["Distributed vector architectures"],"prefix":"10.1016","volume":"46","author":[{"given":"Stefanos","family":"Kaxiras","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00003-5_BIB1","doi-asserted-by":"crossref","unstructured":"D.H. Bailey et al., The NAS Parallel benchmark: summary and preliminary results, IEEE Supercomputing `91 (1991) 158\u2013165","DOI":"10.1145\/125826.125925"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB2","doi-asserted-by":"crossref","unstructured":"D. Burger, S. Kaxiras, J.R. Goodman, DataScalar architectures, in: Proceedings of the 24th International Symposium on Computer Architecture, June 1997","DOI":"10.1145\/264107.264215"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB3","doi-asserted-by":"crossref","unstructured":"D. Burger, J.R. Goodman, A. K\u00e4gi, Memory bandwidth limitations of future microprocessors, in: Proceedings of the 23rd International Symposium on Computer Architecture, May 1996","DOI":"10.1145\/232973.232983"},{"issue":"12","key":"10.1016\/S1383-7621(00)00003-5_BIB4","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","article-title":"A new solution to coherence problems in muticache systems","volume":"27","author":"Censier","year":"1978","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB5","unstructured":"G. Faanes, A CMOS vector processor with a custom streaming cache, in: Proceedings of the Hot Chips 10, August 1998"},{"issue":"5","key":"10.1016\/S1383-7621(00)00003-5_BIB6","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1109\/TC.1984.1676454","article-title":"A massive memory machine","volume":"33","author":"Gracia-Molina","year":"1984","journal-title":"IEEE Transactions on Computers C"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB7","doi-asserted-by":"crossref","unstructured":"J.R. Goodman, Using cache memory to reduce processor-memory traffic, in: Proceedings of the 10th International Symposium on Computer Architecture, June 1983","DOI":"10.1145\/800046.801647"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB8","unstructured":"S. Kaxiras, R. Sugumar, J. Schwarzmeier, Distributed vector architecture: beyond a single vector-IRAM, Workshop on Mixing Logic and DRAM: Chips that Compute and Remember, Denver, Colorado, 1 June 1997, (http:\/iram.cs.berkeley.edu\/isca97-workshop)"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB9","unstructured":"S. Kaxiras, R. Sugumar, Distributed vector architecture: Fine grain parallelism with efficient communication, University of Wisconsin-Madison, Department of Computer Sciences, TR-1339, February 1997"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB10","unstructured":"C. Lee, Presentation in Workshop on Mixing Logic and DRAM: Chips that Compute and Remember, Denver, Colorado, 1 June 1997. (http:\/\/iram.cs.berkeley.edu\/isca97-workshop)"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB11","doi-asserted-by":"crossref","unstructured":"J.S. Liptay, Structural aspects of the system\/360 Model 85, Part II: The cache. IBM Systems Journal 7 (1) (1968) 15\u201321","DOI":"10.1147\/sj.71.0015"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB12","unstructured":"D. Patterson, T. Anderson, K. Yelick, The case for IRAM. in: Proceedings of the HOT Chips 8, August 1996"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB13","doi-asserted-by":"crossref","unstructured":"D. Patterson et al., The case for intelligent RAM, IEEE Micro 17 (2) (1997)","DOI":"10.1109\/40.592312"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB14","unstructured":"S. Perissakis et al., Scaling processors to 1 billion transistors and beyond: IRAM (special issue), IEEE Computer Future Microprocessors \u2013 How to use a Billion Transistors, September 1997"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB15","doi-asserted-by":"crossref","unstructured":"A. Saulsbury, F. Pong, A. Nowatzyk, Missing the memory wall: the case for processor\/memory integration, in: Proceedings of the 23rd International Symposium on Computer Architecture, May 1996","DOI":"10.1145\/232973.232984"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB16","doi-asserted-by":"crossref","unstructured":"R.A. Sugumar, S.G. Abraham, Set-associative Cache simulation using generalized binomial trees, ACM Transactions on Computer Systems 13 (1) 1995","DOI":"10.1145\/200912.200918"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB17","unstructured":"U. Weiser, Intel MMX technology-an overview, in: Proceedings of the Hot Chips 8, August 1996"},{"key":"10.1016\/S1383-7621(00)00003-5_BIB18","doi-asserted-by":"crossref","unstructured":"W.A. Wulf, S.A. McKee, Hitting the memory wall: implications of the obvious, Computer Architecture News 23 (1) 1995","DOI":"10.1145\/216585.216588"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000035?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000035?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,21]],"date-time":"2019-04-21T05:55:37Z","timestamp":1555826137000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000035"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,9]]},"references-count":18,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2000,9]]}},"alternative-id":["S1383762100000035"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00003-5","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,9]]}}}