{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T11:04:22Z","timestamp":1648724662589},"reference-count":23,"publisher":"Elsevier BV","issue":"11","license":[{"start":{"date-parts":[[2000,9,1]],"date-time":"2000-09-01T00:00:00Z","timestamp":967766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,9]]},"DOI":"10.1016\/s1383-7621(00)00008-4","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1033-1046","source":"Crossref","is-referenced-by-count":0,"title":["Performance of simultaneous multithreaded multimedia-enhanced processors for MPEG-2 video decompression"],"prefix":"10.1016","volume":"46","author":[{"given":"Heiko","family":"Oehring","sequence":"first","affiliation":[]},{"given":"Ulrich","family":"Sigmund","sequence":"additional","affiliation":[]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00008-4_BIB1","series-title":"Processor Architecture \u2013 From Dataflow to Superscalar and Beyond","author":"Silc","year":"1999"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB2","doi-asserted-by":"crossref","unstructured":"D. Bhandarkar, J. Ding, Performance characterization of the Pentium pro processor, in: Proceedings of the Third International Symposium on High-Performance Computer Architecture HPCA-3, San Antonio, February 1997","DOI":"10.1109\/HPCA.1997.569689"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB3","doi-asserted-by":"crossref","unstructured":"K. Keeton, D.A. Patterson, Y.Q. He, R.C. Raphael, W.E. Baker, Performance characterization of a quad Pentium pro SMP using OLTP workloads, in: Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, June\u2013July 1998, pp. 15\u201326","DOI":"10.1109\/ISCA.1998.694759"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB4","doi-asserted-by":"crossref","unstructured":"L.A. Barroso, K. Gharachorloo, E. Bugnion, Memory system characterization of commercial workloads, in: Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, June\u2013July 1998, pp. 3\u201314","DOI":"10.1109\/ISCA.1998.694758"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB5","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen, S.J. Eggers, H.M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, July 22\u201324, 1995, pp. 392\u2013403","DOI":"10.1145\/223982.224449"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB6","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen, S.J. Eggers H.M. Levy, J.L. Jo, R.L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, in: Proceedings of the 23rd Annual International Symposium On Computer Architecture, Philadelphia, May 1996, pp. 191\u2013202","DOI":"10.1145\/232973.232993"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB7","unstructured":"U. Sigmund, Th. Ungerer, Evaluating a multithreaded superscalar microprocessor versus a multiprocessor chip, in: Proceedings of the 4th PASA Workshop\u2013Parallel Systems and Algorithms. Forschungszentrum J\u00fclich, Germany, World Scientific Publishing, Singapore, April 10\u201312, 1996, pp. 147\u2013159"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB8","doi-asserted-by":"crossref","unstructured":"M. Gulati, N. Bagherzadeh, Performance study of a multithreaded superscalar microprocessor, in: Proceedings of the 2nd International Symposium on High-Performance Computer Architectures, February 1996, pp. 291\u2013301","DOI":"10.1109\/HPCA.1996.501194"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB9","doi-asserted-by":"crossref","unstructured":"S. Hily, A. Seznec, Branch prediction and simultaneous multithreading, in: Proceedings of the Parallel Architectures and Compilation Techniques PACT\u201996, Boston, Oct. 20\u201323, 1996, pp. 169\u2013173","DOI":"10.1109\/PACT.1996.552664"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB10","doi-asserted-by":"crossref","unstructured":"J.L. Lo, L.A. Barroso, S.J. Eggers, K. Gharachorloo, H.M. Levy, S.S. Parekt, An analysis of database workload performance on simultaneous multithreaded processors, in: Proceedings of the 25th Annual International Symposium On Computer Architecture, Barcelona, Spain, 27 June\u20131 July, 1998, pp. 39\u201350","DOI":"10.1109\/ISCA.1998.694761"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB11","unstructured":"J. Emer, Simultaneous multithreading: multiplying alpha\u2019s performance. Microprocessor Forum 1999, San Jose, CA, October 1999"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB12","unstructured":"J. Kahle, Power4: A dual-CPU processor chip, Microprocessor Forum 1999, San Jose, CA, October 1999"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB13","unstructured":"L. Gwennap, MAJC gives VLIW a new twist, Microprocessor Report, 13 September 1999"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB14","unstructured":"J.P. Wittenburg, G. Meyer, P. Pirsch, Adapting and extending simultaneous multithreading for high performance video signal processing applications, in: Workshop on Multithreaded Execution, Architecture and Compilation, MTEAC99, in connection with the HPCA-5 conference, Orlando, January 9, 1999"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB15","unstructured":"M. Pontius, N. Bagherzadeh, Multithreaded extensions enhance multimedia performance, in: Workshop on Multithreaded Execution, Architecture and Compilation, MTEAC99, in connection with the HPCA-5 conference, Orlando, 9 January 1999"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB16","unstructured":"C. Lee, M. Potkonjak, W.H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communications systems, MICRO-30, Research Triangle Park, 1\u20133 December 1997, pp. 330\u2013335"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB17","unstructured":"H. Oehring, U. Sigmund, Th. Ungerer, Simultaneous multithreading and multimedia, in: Workshop on Multithreaded Execution, Architecture and Compilation, MTEAC99, in connection with the HPCA-5 conference, Orlando, 9 January 1999"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB18","doi-asserted-by":"crossref","unstructured":"H. Oehring, U. Sigmund, Th. Ungerer, MPEG-2 Video decompression on simultaneous multithreaded multimedia processors, in: 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT '99), Newport Beach, CA, 12\u201316 October 1999, pp. 11\u201316","DOI":"10.1109\/PACT.1999.807400"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB19","unstructured":"ISO\/IEC 13818-2:1996(E) Information Technology \u2013 Generic Coding of Moving Pictures and Associated Audio Information: Video, International Standard Organization, 1996"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB20","series-title":"Computer Architecture A Quantitative Approach","author":"Hennessy","year":"1996"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB21","series-title":"The DLX Instruction Set Architecture Handbook","author":"Sailer","year":"1996"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB22","unstructured":"S. McFarling, Combining Branch Predictors, DEC WRL Technical Note TN-36, DEC Western Research Laboratory, 1993"},{"key":"10.1016\/S1383-7621(00)00008-4_BIB23","unstructured":"H. Oehring, U. Sigmund, Th. Ungerer, Memory hierarchy studies of multimedia-enhanced simultaneous multithreaded processors for MPEG-2 decompression, in: Workshop on Multithreaded Execution, Architecture and Compilation, MTEAC2000, in connection with the HPCA-6 conference, Toulouse, 8 January 1999"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000084?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000084?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,11]],"date-time":"2020-01-11T08:46:20Z","timestamp":1578732380000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000084"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,9]]},"references-count":23,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2000,9]]}},"alternative-id":["S1383762100000084"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00008-4","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,9]]}}}