{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T05:30:31Z","timestamp":1733290231154,"version":"3.30.1"},"reference-count":17,"publisher":"Elsevier BV","issue":"12","license":[{"start":{"date-parts":[[2000,10,1]],"date-time":"2000-10-01T00:00:00Z","timestamp":970358400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,10]]},"DOI":"10.1016\/s1383-7621(00)00011-4","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1093-1102","source":"Crossref","is-referenced-by-count":5,"title":["Stride prefetching for the secondary data cache"],"prefix":"10.1016","volume":"46","author":[{"given":"Ando","family":"Ki","sequence":"first","affiliation":[]},{"given":"Alan E.","family":"Knowles","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00011-4_BIB1","unstructured":"J.-L. Baer, W.-H. Wang, Architectural choices for multilevel cache hierarchies, in: Proceedings of the International Conference on Parallel Processing, August 1987, pp. 258\u2013261"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB2","unstructured":"T.-F. Chen, Data prefetching for high-performance processors, Ph.D. Thesis, Department of Computer Science and Engineering, University of Washington, 1993"},{"issue":"7","key":"10.1016\/S1383-7621(00)00011-4_BIB3","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1109\/71.395402","article-title":"Sequential hardware prefetching in shared-memory multiprocessors","volume":"6","author":"Dahlgren","year":"1995","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB4","doi-asserted-by":"crossref","unstructured":"F. Dahlgren, P. Stenstr\u00f6m, Evaluation of hardware-based stride and sequential prefetching in shared-memory multiprocessors, in: Proceedings of the International Conference on High-Performance Computer Architecture, January 1995, pp. 68\u201377","DOI":"10.1109\/HPCA.1995.386554"},{"year":"1995","series-title":"A Retargetable C Compiler: Design and Implementation","author":"Fraser","key":"10.1016\/S1383-7621(00)00011-4_BIB5"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB6","doi-asserted-by":"crossref","unstructured":"J.W.C. Fu, J.H. Patel, B.L. Janssens, Stride directed prefetching in scalar processors, in: Proceedings of the 25th International Symposium on Microarchitecture, 1992, pp. 102\u2013110","DOI":"10.1109\/MICRO.1992.697004"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB7","doi-asserted-by":"crossref","unstructured":"K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, J. Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, in: Proceedings of the 17th ISCA, June 1990, pp. 15\u201326","DOI":"10.1145\/325096.325102"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB8","unstructured":"E. Hagersten, Toward scalable cache only memory architectures, Ph.D. Thesis, Department of Telecommunication and Computer Systems, Royal Institute of Technology, Sweden, July 1993"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB9","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, Improving direct-mapped cache performance by the addition of a small full-associative cache and prefetch buffers, in: Proceedings of the 17th ISCA, 1990, pp. 364\u2013373","DOI":"10.1145\/325096.325162"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB10","unstructured":"A. Ki, Data prefetching towards hiding memory latency in multiprocessor systems, Ph.D. Thesis, Department of Computer Science, University of Manchester, 1997"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB11","unstructured":"D. Kroft, Lockup-free instruction fetch\/prefetch cache organization, in: Proceedings of the Eighth ISCA, 1981, pp. 81\u201387"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB12","unstructured":"E. Lusk, J. Boyle, R. Butler, T. Disz, B. Glickfeld, R. Overbeek, J. Patterson, R. Stevens, Portable Programs for Parallel Processors, Holt, Rinehart & Winston, New York, 1987"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB13","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0743-7315(91)90014-Z","article-title":"Tolerating latency through software-controlled prefetching in shared-memory multiprocessors","volume":"12","author":"Mowry","year":"1991","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB14","doi-asserted-by":"crossref","unstructured":"S. Palacharla, R.E. Kessler, Evaluating stream buffers as a secondary cache replacement, in: Proceedings of the 21st ISCA, 1994, pp. 24\u201333","DOI":"10.1109\/ISCA.1994.288164"},{"issue":"4","key":"10.1016\/S1383-7621(00)00011-4_BIB15","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/142880.142891","article-title":"Prefetch unit for vector operations on scalar computers","volume":"20","author":"Sklenar","year":"1992","journal-title":"Computer Architecture News"},{"issue":"2","key":"10.1016\/S1383-7621(00)00011-4_BIB16","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/C-M.1978.218016","article-title":"Sequential program prefetching in memory hierarchies","volume":"11","author":"Smith","year":"1978","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(00)00011-4_BIB17","doi-asserted-by":"crossref","unstructured":"S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The SPLASH-2 Programs: characterization and methodological considerations, in: Proceedings of the 22nd ISCA, 1995, pp. 24\u201336","DOI":"10.1109\/ISCA.1995.524546"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000114?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000114?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T01:27:47Z","timestamp":1733275667000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000114"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,10]]},"references-count":17,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2000,10]]}},"alternative-id":["S1383762100000114"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00011-4","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2000,10]]}}}