{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T08:27:10Z","timestamp":1649147230001},"reference-count":14,"publisher":"Elsevier BV","issue":"14","license":[{"start":{"date-parts":[[2000,12,1]],"date-time":"2000-12-01T00:00:00Z","timestamp":975628800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,12]]},"DOI":"10.1016\/s1383-7621(00)00025-4","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T14:33:56Z","timestamp":1049726036000},"page":"1293-1308","source":"Crossref","is-referenced-by-count":0,"title":["A section cache system designed for VLIW architectures"],"prefix":"10.1016","volume":"46","author":[{"given":"Won-Kee","family":"Hong","sequence":"first","affiliation":[]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00025-4_BIB1","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/40.476257","article-title":"3D Graphics processor chip set","author":"Awaga","year":"1995","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB2","doi-asserted-by":"crossref","first-page":"967","DOI":"10.1109\/12.2247","article-title":"A VLIW architecture for a trace scheduling compiler","volume":"37","author":"Colwell","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S1383-7621(00)00025-4_BIB3","unstructured":"Compiler and Architecture Group (Hewlett Packard Lab.), ReaCT-ILP Group (New York University), and IMPACT Group (University of Illinois), Trimaran: An Infrastructure for Compiler Research in Instruction Level Parallelism, New York University, 1998"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB4","first-page":"201","article-title":"Instruction fetch mechanisms for VLIW architectures with compressed encodings","author":"Conte","year":"1996","journal-title":"Int. Symp. Microarchitecture"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB5","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/2.612247","article-title":"How multimedia workloads will change processor design","author":"Dienfendorff","year":"1997","journal-title":"Computers"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB6","series-title":"Advanced Computer Architecture: Parallelism, Scalability, Programmability","author":"Hwang","year":"1993"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB7","unstructured":"V. Kathail, M. Schlansker, B.R. Rau, HPL PlayDoh Architecture Specification: Version 1.0, Tech. HPL-93-80, Hewlett-Packard Laboratories, 1994"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB8","first-page":"330","article-title":"MediaBench: a tool for evaluating and synthesizing multimedia and communications systems","author":"Lee","year":"1997","journal-title":"Int. Symp. Microarchitecture"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB9","unstructured":"J.H. Moreno, Dynamic translation of tree-instructions into VLIWs, IBM Research Report RC20661, 1996"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB10","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/4.68123","article-title":"An area model for on-chip memories and its applications","volume":"26","author":"Mulder","year":"1991","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB11","series-title":"Computer Architecture A Quantitative Approach","author":"Patterson","year":"1996"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB12","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.19820","article-title":"The Cydra 5 departmental supercomputer","author":"Rau","year":"1989","journal-title":"Computer"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB13","first-page":"586","article-title":"TriMedia CPU64 architecture","author":"Riemens","year":"1999","journal-title":"Int. Conf. Comput. Design"},{"key":"10.1016\/S1383-7621(00)00025-4_BIB14","unstructured":"Texas Instruments, Inc. TMS320C62x\/C67x Programmer's Guide, 1998"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000254?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000254?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T22:23:05Z","timestamp":1556403785000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000254"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,12]]},"references-count":14,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2000,12]]}},"alternative-id":["S1383762100000254"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00025-4","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,12]]}}}