{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T11:06:59Z","timestamp":1757588819699},"reference-count":19,"publisher":"Elsevier BV","issue":"14","license":[{"start":{"date-parts":[[2000,12,1]],"date-time":"2000-12-01T00:00:00Z","timestamp":975628800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,12]]},"DOI":"10.1016\/s1383-7621(00)00026-6","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1309-1319","source":"Crossref","is-referenced-by-count":11,"title":["Synthesising an asynchronous DMA controller with Balsa"],"prefix":"10.1016","volume":"46","author":[{"given":"Andrew","family":"Bardsley","sequence":"first","affiliation":[]},{"given":"Doug","family":"Edwards","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00026-6_BIB1","unstructured":"AMULET2 Halt Instruction, UK Patent No. 9620973.9"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB2","doi-asserted-by":"crossref","unstructured":"A. Bardsley, D.A. Edwards, Compiling the language Balsa to delay insensitive hardware, in: C.D. Kloos, E. Cerny (Eds.), Hardware Description Languages and their Applications, 1997, pp. 89\u201391","DOI":"10.1007\/978-0-387-35064-6_11"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB3","unstructured":"A. Bardsley, Balsa: An Asynchronous Circuit Synthesis System, Master's thesis, Department of Computer Science, The University of Manchester, 1998"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB4","unstructured":"A. Bardsley, D.A. Edwards, Simulating Balsa using LARD, in: Proceedings of the Sixth UK Asynchronous Forum, The University of Manchester, UK, July 1999"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB5","doi-asserted-by":"crossref","unstructured":"F. Bennett, D. Clarke, J. Evans, A. Hopper, A. Jones, D. Leask, Piconet \u2013 embedded mobile networking, IEEE Personal Communications October 1997, pp. 8\u201315","DOI":"10.1109\/98.626977"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB6","doi-asserted-by":"crossref","unstructured":"K. van Berkel, Handshake circuits \u2013 an asynchronous architecture for VLSI programming, Cambridge International Series on Parallel Computers, Cambridge University Press, Cambridge, 1993","DOI":"10.1017\/CBO9780511585777"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB7","unstructured":"J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev, Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers, in: IEICE Transactions on Informations and Systems, 1997, pp. 315\u2013325"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB8","unstructured":"P.B. Endecott, LARD Documentation Home Page. URL http:\/\/www.cs.man.ac.uk\/amulet\/projects\/lard\/index.html"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB9","doi-asserted-by":"crossref","unstructured":"C. Farnsworth, D.A. Edwards, J. Liu, S.S. Sikand, A hybrid asynchronous system design environment, in: Asynchronous Design Methodologies, May 1995. URL http:\/\/www.cs.man.ac.uk\/amulet\/ publications\/papers\/hybrid.html.","DOI":"10.1109\/WCADM.1995.514646"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB10","doi-asserted-by":"crossref","unstructured":"J.D. Garside, W.J. Bainbridge, A. Bardsley, D.M. Clark, D.A. Edwards, S.B. Furber, J. Liu, D.W. Lloyd, S. Mohammadi, J.S. Pepper, O. Petlin, S. Temple, J.V. Woods, AMULET3i \u2013 an Asynchronous System-on-Chip, in: The Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC2000, Department of Computer Science, The University of Manchester, April 2000","DOI":"10.1109\/ASYNC.2000.836999"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB11","doi-asserted-by":"crossref","unstructured":"J.D. Garside, S.B. Furber, S.-H. Chung, AMULET3 Revealed, in: The Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'99, Department of Computer Science, The University of Manchester, March 1999","DOI":"10.1109\/ASYNC.1999.761522"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB12","doi-asserted-by":"crossref","unstructured":"H. van Gageldonk, D. Baumann, K. van Berkel, D. Gloor, A. Peeters, G. Stegmann, An asynchronous low-power 80C51 microcontroller, in: The Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'98, Technische Universiteit Eindhoven, Eindhoven, The Netherlands, March 1998","DOI":"10.1109\/ASYNC.1998.666497"},{"issue":"8","key":"10.1016\/S1383-7621(00)00026-6_BIB13","doi-asserted-by":"crossref","first-page":"666","DOI":"10.1145\/359576.359585","article-title":"Communicating sequential processes","volume":"21","author":"Hoare","year":"1978","journal-title":"Communications of the ACM"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB14","unstructured":"D. Jagger, Advanced RISC Machines Architecture Reference Manual, Prentice Hall, Englewood Cliffs, NJ, ISBN 0-13-736299-4, 1996"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB15","doi-asserted-by":"crossref","unstructured":"T. Kilks, S. Vercauteren, B. Lin, Control resynthesis for control-dominated asynchronous designs, in: The Second International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'96","DOI":"10.1109\/ASYNC.1996.494454"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB16","unstructured":"A.M.G. Peeters, Tangram99 talk, in: M.B. Josephs, A.V. Yakovlev (Eds.), ACiD WG Workshop \u2013 University of Newcastle upon Tyne, UK, Philips Research, 18\u201319 January 1999"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB17","unstructured":"Philips Consumer Communications. URL http:\/\/www.pcc.philips.com\/ journalist\/010798c.html"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB18","unstructured":"Theseus Logic Inc. URL http:\/\/www.theseus.com"},{"key":"10.1016\/S1383-7621(00)00026-6_BIB19","doi-asserted-by":"crossref","unstructured":"K.Y. Yun, D.L. Dill, S.M. Nowick, Synthesis of 3D Asynchronous State Machines, in: IEEE International Conference on Computer Design: VLSI in Computers & Processors, October 1992, pp. 346\u2013350","DOI":"10.1109\/ICCD.1992.276286"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000266?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000266?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T15:48:42Z","timestamp":1578584922000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000266"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,12]]},"references-count":19,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2000,12]]}},"alternative-id":["S1383762100000266"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00026-6","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,12]]}}}