{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:22Z","timestamp":1772725522127,"version":"3.50.1"},"reference-count":22,"publisher":"Elsevier BV","issue":"15","license":[{"start":{"date-parts":[[2000,12,1]],"date-time":"2000-12-01T00:00:00Z","timestamp":975628800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,12]]},"DOI":"10.1016\/s1383-7621(00)00030-8","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1365-1382","source":"Crossref","is-referenced-by-count":27,"title":["An on-chip cache compression technique to reduce decompression overhead and design complexity"],"prefix":"10.1016","volume":"46","author":[{"given":"Jang-Soo","family":"Lee","sequence":"first","affiliation":[]},{"given":"Won-Kee","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00030-8_BIB1","doi-asserted-by":"crossref","unstructured":"A. Sausbury, F. Pong, A. Nowatzyk, Missing the memory wall: the case for processor\/memory integration, in: Proceedings of the 23rd International Symposium on Computer Architecture, June 1996, pp. 90\u2013101","DOI":"10.1145\/232974.232984"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB2","doi-asserted-by":"crossref","unstructured":"D. Burger, J.R. Goodman, A. Kagi, Memory bandwidth limitations of future microprocessors, in: Proceedings of the 23rd Annual International Symposium on Computer Architecture, May 1996, pp. 79\u201390","DOI":"10.1145\/232973.232983"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB3","unstructured":"J. Hennesey, D. Patterson, Computer architecture: a quantitative approach, second ed., Morgan Kanfman, San Francisco, 1996, pp. 6\u20137"},{"issue":"3","key":"10.1016\/S1383-7621(00)00030-8_BIB4","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1109\/TIT.1977.1055714","article-title":"A universal algorithm for sequential data compression","volume":"23","author":"Ziv","year":"1997","journal-title":"IEEE Trans. Inform. Theory"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB5","unstructured":"E.A. Kusse, A.J. Isles, On the fly cache compression and decompression, http:\/\/infopad.eecs.berkeley.edu\/\u00a0ekusse\/, CS 252 Project, UC Berkeley, 1996"},{"issue":"1","key":"10.1016\/S1383-7621(00)00030-8_BIB6","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/129617.129622","article-title":"Practical dictionary management for hardware data compression","volume":"35","author":"Bunton","year":"1992","journal-title":"Comm. ACM"},{"issue":"4","key":"10.1016\/S1383-7621(00)00030-8_BIB7","first-page":"498","article-title":"100 Mbit\/s adaptive data compressor design using selectively shiftable content-addressable memory","volume":"139","author":"Jones","year":"1992","journal-title":"Proc. IEE"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB8","unstructured":"M. Kjelso, M. Gooch, S. Jones, Design and performance of a main memory hardware data compressor, in: IEEE Computer Society Press, Prague, Czech Republic, September 1996, pp. 422\u2013430"},{"issue":"1","key":"10.1016\/S1383-7621(00)00030-8_BIB9","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1049\/ip-cdt:19981797","article-title":"Empirical study of memory-data: characteristic and compressibility","volume":"145","author":"Kjelso","year":"1998","journal-title":"Proc. IEEE Comput. Digital Tech."},{"key":"10.1016\/S1383-7621(00)00030-8_BIB10","unstructured":"J.L. Turley, Thumb squeezes ARM code size, Microprocessor Report 9 (4) (March 1995)"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB11","doi-asserted-by":"crossref","unstructured":"Y. Yoshida, B. Song, H. Okuhata, T. Onoye, I. Shirakawa, An object code compression approach to embedded-processors, in: Proceedings of the 1997 International Symposium on Low Power Electronics and Design, 1997, pp. 265\u2013268","DOI":"10.1145\/263272.263349"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB12","doi-asserted-by":"crossref","unstructured":"C. Lefurgy, P. Bird, I. Chen, T. Mudge, Improving code density using compression techniques, in: Proceedings of the 30th Annual International Symposium on Microarchitecture, 1997, pp. 194\u2013203","DOI":"10.1109\/MICRO.1997.645810"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB13","doi-asserted-by":"crossref","unstructured":"D. Kirovski, J. Kim, W.H. Mangione-Smith, Procedure based program compression, in: Proceedings of the 30th Annual International Symposium on Microarchitecture, 1997, pp. 204\u2013213","DOI":"10.1109\/MICRO.1997.645811"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB14","unstructured":"G. Mark, B. Alan, CodePackTM: Code Compression for PowerPCTM Processors, http:\/\/www.chips.ibm.com\/products\/powerpc\/cores\/cdpak_wp.pdf, Technical Report, IBM Microelectronics, 1998"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB15","doi-asserted-by":"crossref","unstructured":"T.M. Conte, S. Banerjia, S.Y. Larin, K.N. Menezes, Instruction fetch mechanisms for VLIW architectures with compressed encodings, in: Proceedings of the 29th Annual Symposium on Microarchitecture, Paris, France, December 1996, pp. 201\u2013211","DOI":"10.1109\/MICRO.1996.566462"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB16","doi-asserted-by":"crossref","unstructured":"D. Citron, L. Rudolph, Creating a wide bus using caching techniques, in: Proceedings of the first International Symposium on High-Performance Computer Architecture, January 1995, pp. 90\u201399","DOI":"10.1109\/HPCA.1995.386552"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB17","doi-asserted-by":"crossref","unstructured":"M. Farrens, A. Park, Dynamic base register caching: a technique for reducing address bus width, in: Proceedings of the 18th Annual International Symposium on Computer Architecture, May 1991, pp. 128\u2013137","DOI":"10.1145\/115952.115966"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB18","unstructured":"F. Douglis, The compression cache: using on-line compression to extend physical memory, in: Proceedings of the Winter USENIX Conference, January 1993, pp. 519\u2013529"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB19","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1016\/S1383-7621(98)00006-X","article-title":"Performance evaluation of computer architectures with main memory data compression","volume":"45","author":"Kjelso","year":"1999","journal-title":"J. Syst. Architecture"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB20","doi-asserted-by":"crossref","unstructured":"M. Kjelso, S.R. Jones, Memory management in flash-memory disks with data compression, in: Proceedings of the International Workshop IWMM '95, Kinross, UK, September 1995, pp. 399\u2013413","DOI":"10.1007\/3-540-60368-9_36"},{"key":"10.1016\/S1383-7621(00)00030-8_BIB21","unstructured":"R. Cmelik, D. Keppel, Shade: a fast instruction set simulator for execution profiling, SMLI 93-12, UWCSE 93-06-06, Sun Microsystems Laboratories, University of Washington, 1993"},{"issue":"1","key":"10.1016\/S1383-7621(00)00030-8_BIB22","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/4.509850","article-title":"CACTI: an enhanced cache access and cycle time model","volume":"23","author":"Wilton","year":"1996","journal-title":"IEEE J. Solid-State Circuit"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000308?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000308?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T03:50:12Z","timestamp":1733284212000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000308"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,12]]},"references-count":22,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2000,12]]}},"alternative-id":["S1383762100000308"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00030-8","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,12]]}}}