{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:11:23Z","timestamp":1767705083350},"reference-count":19,"publisher":"Elsevier BV","issue":"15","license":[{"start":{"date-parts":[[2000,12,1]],"date-time":"2000-12-01T00:00:00Z","timestamp":975628800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,12]]},"DOI":"10.1016\/s1383-7621(00)00035-7","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1451-1467","source":"Crossref","is-referenced-by-count":16,"title":["A new cache architecture based on temporal and spatial locality"],"prefix":"10.1016","volume":"46","author":[{"given":"Jung-Hoon","family":"Lee","sequence":"first","affiliation":[]},{"given":"Jang-Soo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00035-7_BIB1","article-title":"Digital 21264 sets new standard","author":"Gwennap","year":"1996","journal-title":"Microprocessor Report"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB2","unstructured":"C. Su, A. Despain, Cache design tradeoffs for power and performance optimization: A case study, ACM\/IEEE International Symposium on Low-Power Design, Dana Point, CA (1996) 63-68"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB3","doi-asserted-by":"crossref","unstructured":"J. Kin, M. Gupta, W.H. Mangione-Smith, The filter cache: An energy efficient memory structure, MICRO-97: ACM\/IEEE International Symposium on Microarchitecture, Research Triangle Park, NC (1997) 184\u2013193","DOI":"10.1109\/MICRO.1997.645809"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB4","unstructured":"Samsung Electronics, ASIC MDL110 Data Book: 0.25 \u03bcm 2.5V CMOS Standard Cell Library for Pure Logic\/MDL products (1999) 5-32 5-44"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB5","article-title":"The split temporal\/spatial cache: Initial performance analysis","author":"Milutinovic","year":"1996","journal-title":"SCIzzL-5"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB6","first-page":"338","article-title":"Data cache with multiple caching strategies tuned to different types of locality","author":"Gonzalez","year":"1995","journal-title":"Supercomputing '95"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB7","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers","author":"Jouppi","year":"1990","journal-title":"17th ISCA"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB8","first-page":"375","article-title":"PA-7200: A PA-RISC processor with integrated high performance MP bus interface","author":"Kurpanchek","year":"1994","journal-title":"COMPCON Digest of Papers"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB9","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/MICRO.1997.645800","article-title":"Prediction caches for superscalar processors","author":"Bennett","year":"1997","journal-title":"Proceedings of the 30th Annual Int'l Symposium on Micro-architecture"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB10","first-page":"151","article-title":"Reducing conflicts in direct-mapped caches with a temporality-based design","volume":"I","author":"Rivers","year":"1996","journal-title":"International Conference on Parallel Processing"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB11","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1145\/384286.264213","article-title":"Run-time adaptive cache hierarchy management via reference analysis","author":"Johnson","year":"1997","journal-title":"Proceedings of the 24th Int'l Symposium on Computer Architecture"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB12","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/BF02700036","article-title":"Managing data caches using selective cache line replacement","volume":"25","author":"Tyson","year":"1997","journal-title":"Int'l Journal of Parallel Programming"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB13","first-page":"160","article-title":"The performance impact of block sizes and fetch strategies","author":"Przybylski","year":"1990","journal-title":"17th ISCA"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB14","first-page":"261","article-title":"Static locality analysis for cache management","author":"Jesus Sanchez","year":"1997","journal-title":"PACT'97"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB15","doi-asserted-by":"crossref","first-page":"1319","DOI":"10.1145\/183432.183527","article-title":"Optimally profiling and tracing programs","volume":"16","author":"Ball","year":"1994","journal-title":"ACM Trans. on Programming Languages and Systems"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB16","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/4.68123","article-title":"An area model for on-chip memories and its applications","volume":"26-2","author":"Mulder","year":"1991","journal-title":"IEEE journal of solid state Circuits"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB17","article-title":"An enhanced access and cycle time model for on-chip caches","author":"Wilton","year":"1994","journal-title":"Digital WRL Research Report 93\/5"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB18","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/ICVD.1997.568087","article-title":"Energy-efficiency of VLSI cache: A comparative study","author":"Kamble","year":"1997","journal-title":"Proc. IEEE 10-th. Int'l. Conf. On VLSI Design"},{"key":"10.1016\/S1383-7621(00)00035-7_BIB19","doi-asserted-by":"crossref","DOI":"10.1109\/LPE.1997.621264","article-title":"Analytical energy dissipation models for low power caches","author":"Kamble","year":"1997","journal-title":"ACM\/IEEE International symposium on Low-Power Electronics and Design"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000357?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000357?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T02:23:10Z","timestamp":1556418190000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000357"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,12]]},"references-count":19,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2000,12]]}},"alternative-id":["S1383762100000357"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00035-7","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,12]]}}}