{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T11:40:18Z","timestamp":1704109218531},"reference-count":48,"publisher":"Elsevier BV","issue":"15","license":[{"start":{"date-parts":[[2000,12,1]],"date-time":"2000-12-01T00:00:00Z","timestamp":975628800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2000,12]]},"DOI":"10.1016\/s1383-7621(00)00036-9","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"1469-1486","source":"Crossref","is-referenced-by-count":1,"title":["Early design stage exploration of fixed-length block structured architectures"],"prefix":"10.1016","volume":"46","author":[{"given":"Lieven","family":"Eeckhout","sequence":"first","affiliation":[]},{"given":"Henk","family":"Neefs","sequence":"additional","affiliation":[]},{"given":"Koen","family":"De Bosschere","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00036-9_BIB1","doi-asserted-by":"crossref","unstructured":"P.S. Ahuja, D.W. Clark, A. Rogers, The performance impact of incomplete bypassing in processor pipelines, in: Proceedings of the 28th Annual International Symposium on Microarchitecture (MICRO-28), November 1995, pp. 36\u201345","DOI":"10.1109\/MICRO.1995.476809"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB2","doi-asserted-by":"crossref","unstructured":"P. Bose, Performance evaluation and validation of microprocessors, in: Proceedings of the International Conference on Measurement and Modeling of Computer Systems (ACM SIGMETRICS'99), May 1999, pp. 226\u2013227","DOI":"10.1145\/301453.301584"},{"issue":"3","key":"10.1016\/S1383-7621(00)00036-9_BIB3","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MM.1999.768495","article-title":"Challenges in processor modeling and validation","volume":"19","author":"Bose","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB4","doi-asserted-by":"crossref","unstructured":"P.P. Chang, S.A. Mahlke, W.W. Hwu, Using profile information to assist classic code optimizations, Software Practice and Experience 21(12), 1991","DOI":"10.1002\/spe.4380211204"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB5","unstructured":"K. Diefendorff, K7 Challenges Intel, Microprocessor Report 12(14), 1998"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB6","unstructured":"K. Diefendorff, Hal makes sparcs fly, Microprocessor Report, 13(15), 1999"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB7","doi-asserted-by":"crossref","unstructured":"L. Eeckhout, K. De Bosschere, H. Neefs, Performance analysis through synthetic trace generation, in: Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2000), April 2000, pp. 1\u20136","DOI":"10.1109\/ISPASS.2000.842273"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB8","doi-asserted-by":"crossref","unstructured":"L. Eeckhout, H. Neefs, K. De Bosschere, Estimating IPC of a block structured instruction set architecture in an early design stage, in: Parallel Computing: Fundamentals and Applications; Proceedings of the International Conference ParCo99, January 2000, pp. 468\u2013475","DOI":"10.1142\/9781848160170_0055"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB9","doi-asserted-by":"crossref","unstructured":"L. Eeckhout, H. Neefs, K. De Bosschere, J. Van Campenhout, Investigating the implementation of a block structured processor architecture in an early design stage, in: Proceedings of the 25th Euromicro Conference, vol. 1, September 1999, pp. 186\u2013193","DOI":"10.1109\/EURMIC.1999.794465"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB10","doi-asserted-by":"crossref","unstructured":"K.I. Farkas, P. Chow, N.P. Jouppi, Z. Vranesic, The multicluster architecture: reducing cycle time through partitioning, in: Proceedings of the 30th Annual International Symposium on Microarchitecture (MICRO-30), December 1997, pp. 149\u2013159","DOI":"10.1109\/MICRO.1997.645806"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB11","unstructured":"K.I. Farkas, N.P. Jouppi, P. Chow, Register file design considerations in dynamically scheduled processors, Technical Report WRL 95\/10, Digital Western Research Laboratory, November 1995"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB12","doi-asserted-by":"crossref","unstructured":"J.A. Fisher, S.M. Freudenberger, Predicting conditional branch directions from previous runs of a program, in: Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V), October 1992, pp. 85\u201395","DOI":"10.1145\/143365.143493"},{"issue":"4","key":"10.1016\/S1383-7621(00)00036-9_BIB13","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/40.782563","article-title":"Deep-submicron microprocessor design issues","volume":"19","author":"Flynn","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB14","doi-asserted-by":"crossref","unstructured":"M. Franklin, G.S. Sohi, Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors, in: Proceedings of the 22nd Annual International Symposium on Microarchitecture (MICRO-22), December 1992","DOI":"10.1109\/MICRO.1992.697025"},{"issue":"5","key":"10.1016\/S1383-7621(00)00036-9_BIB15","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/12.509907","article-title":"ARB: a hardware mechanism for dynamic reordering of memory references","volume":"45","author":"Franklin","year":"1996","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB16","doi-asserted-by":"crossref","unstructured":"B.A. Gieseke et al., A 600-MHz superscalar RISC microprocessor with out-of-order execution, in: Proceedings of the 1997 IEEE International Solid-State Circuits Conference, February 1997, pp. 176\u2013177","DOI":"10.1109\/ISSCC.1997.585323"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB17","doi-asserted-by":"crossref","unstructured":"S. Gopal, T.N. Vijaykumar, J.E. Smith, G.S. Sohi, Speculative versioning cache, in: Proceedings of the Fourth International Symposium on High-Performance Computer Architecture (HPCA-4), 1998","DOI":"10.1109\/HPCA.1998.650559"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB18","unstructured":"L. Gwennap, Intel's P6 uses decoupled superscalar design, Microprocessor Report 9(2), 1995"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB19","doi-asserted-by":"crossref","unstructured":"L. Gwennap, Digital 21264 sets new standard, Microprocessor Report 10(14) (1996) 1\u20136","DOI":"10.7748\/ns.10.16.14.s24"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB20","doi-asserted-by":"crossref","unstructured":"R.E. Hank, S.A. Mahlke, R.A. Bringmann, J.C. Gyllenhaal, W.W. Hwu, Superblock formation using static program analysis, in: Proceedings of the 16th Annual International Symposium on Microarchitecture (MICRO-26), December 1993, pp. 247\u2013255","DOI":"10.1109\/MICRO.1993.282760"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB21","doi-asserted-by":"crossref","unstructured":"E. Hao, P.-Y. Chang, M. Evers, Y.N. Patt, Increasing the instruction fetch rate via block-structured instruction set architectures, in: Proceedings of the 29th Annual International Symposium on Microarchitecture (MICRO-29), December 1996, pp. 191\u2013200","DOI":"10.1109\/MICRO.1996.566461"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB22","unstructured":"J.L. Hennessy, D.A. Patterson, Computer Architecture: A Quantitative Approach, second ed., Morgan Kaufmann Publishers, Los Altos, 1996"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB23","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/BF01205185","article-title":"The superblock: an effective technique for VLIW and superscalar compilation","volume":"7","author":"Hwu","year":"1993","journal-title":"Journal of Supercomputing"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB24","doi-asserted-by":"crossref","unstructured":"Q. Jacobson, S. Bennett, N. Sharma, J.E. Smith, Control flow speculation in multiscalar processors, in: Proceedings of the Third International Symposium on High-Performance Computer Architecture (HPCA-3), February 1997, pp. 218\u2013229","DOI":"10.1109\/HPCA.1997.569673"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB25","doi-asserted-by":"crossref","unstructured":"Q. Jacobson, E. Rotenberg, J.E. Smith, Path-based next trace prediction, in: Proceedings of the 30th Annual International Symposium on Microarchitecture (MICRO-30), December 1997, pp. 14\u201323","DOI":"10.1109\/MICRO.1997.645793"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB26","unstructured":"N.P. Jouppi, S.J.E. Wilton, An enhanced access and cycle time model for on-chip caches, Technical Report WRL 93.5, Digital Western Research Laboratory, July 1994"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB27","doi-asserted-by":"crossref","unstructured":"S. Jourdan, P. Sainrat, D. Litaize, An investigation of the performance of various instruction-issue buffer topologies, in: Proceedings of the 28th Annual International Symposium on Microarchitecture (MICRO-28), November 1995, pp. 279\u2013284","DOI":"10.1109\/MICRO.1995.476835"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB28","doi-asserted-by":"crossref","unstructured":"S.A. Mahlke, R.E. Hank, J.E. McCormick, D.I. August, W.W. Hwu, A comparison of full and partial predicated execution support for ILP processors, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA-22), June 1995, pp. 138\u2013149","DOI":"10.1145\/223982.225965"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB29","doi-asserted-by":"crossref","unstructured":"S.A. Mahlke, D.C. Lin, W.Y. Chen, R.E. Hank, R.A. Bringmann, Effective compiler support for predicated execution using the hyperblock, in: Proceedings of the 25th International Symposium on Microarchitecture (MICRO-25), December 1992, pp. 45\u201354","DOI":"10.1109\/MICRO.1992.696999"},{"issue":"3","key":"10.1016\/S1383-7621(00)00036-9_BIB30","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/BF02577867","article-title":"Enhancing instruction scheduling with a block-structured ISA","volume":"23","author":"Melvin","year":"1995","journal-title":"International Journal of Parallel Programming"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB31","unstructured":"H. Neefs, A preliminary study of a fixed length Block Structured instruction set Architecture, Technical Report 96-07, Department of Electronics and Information Systems (ELIS), Ghent University, November 1996, Available through http:\/\/www.elis.rug.ac.be\/\u223cneefs"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB32","unstructured":"H. Neefs, K. De Bosschere, J. Van Campenhout, Issues in compilation for fixed-length block structured instruction set architectures, in: Proceedings of the Workshop on Interaction between Compilers and Computer Architectures, In Conjunction with the Third International Symposium on High-Performance Computer Architecture (HPCA-3), February 1997"},{"issue":"9","key":"10.1016\/S1383-7621(00)00036-9_BIB33","doi-asserted-by":"crossref","first-page":"687","DOI":"10.1016\/S1383-7621(98)00011-3","article-title":"Exploitable levels of ILP in future processors","volume":"45","author":"Neefs","year":"1999","journal-title":"Journal of Systems Architecture"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB34","doi-asserted-by":"crossref","unstructured":"S. Palacharla, N.P. Jouppi, J.E. Smith, Quantifying the complexity of superscalar processors, Technical Report CS-TR-96-1328, University of Wisconsin-Madison, November 1996","DOI":"10.1145\/264107.264201"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB35","doi-asserted-by":"crossref","unstructured":"S. Palacharla, N.P. Jouppi, J.E. Smith, Complexity-effective superscalar processors, in: Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA-24), June 1997, pp. 206\u2013218","DOI":"10.1145\/264107.264201"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB36","doi-asserted-by":"crossref","unstructured":"D.N. Pnevmatikatos, G.S. Sohi, Guarded execution and dynamic branch prediction in dynamic ILP processors, in: Proceedings of the 21st Annual International Symposium on Computer Architecture (ISCA-21), April 1994, pp. 120\u2013129","DOI":"10.1109\/ISCA.1994.288156"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB37","doi-asserted-by":"crossref","unstructured":"N. Ranganathan, M. Franklin, An empirical study of decentralized ILP execution models, in: Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), October 1998, pp. 272\u2013281","DOI":"10.1145\/291069.291061"},{"issue":"6","key":"10.1016\/S1383-7621(00)00036-9_BIB38","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1016\/S0141-9331(98)00089-1","article-title":"The PEWs microarchitecture: reducing complexity through data-dependence based decentralization","volume":"22","author":"Ranganathan","year":"1998","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB39","doi-asserted-by":"crossref","unstructured":"E. Rotenberg, S. Bennett, J.E. Smith, Trace cache: A low latency approach to high bandwidth instruction fetching, in: Proceedings of the 29th Annual International Symposium on Microarchitecture (MICRO-29), December 1996, pp. 24\u201335","DOI":"10.1109\/MICRO.1996.566447"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB40","doi-asserted-by":"crossref","unstructured":"E. Rotenberg, Q. Jacobson, Y. Sazeides, J. Smith, Trace processors, Proceedings of the 30th Annual International Symposium on Microarchitecture (MICRO-30), December 1997, pp. 138\u2013148","DOI":"10.1109\/MICRO.1997.645805"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB41","unstructured":"A.P. Scott, K.P. Burkhart, A. Kumar, R.M. Blumberg, G.L. Ranson, Four-way superscalar PA-RISC processors, Hewlett-Packard Journal 48(4), 1997"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB42","doi-asserted-by":"crossref","unstructured":"G.S. Sohi, S.E. Breach, T.N. Vijaykumar, Multiscalar processors, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA-22), June 1995, pp. 414\u2013425","DOI":"10.1145\/223982.224451"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB43","doi-asserted-by":"crossref","unstructured":"E. Sprangle and Y. Patt, Facilitating superscalar processing via a combined static\/dynamic register renaming scheme, in: Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO-27), December 1994, pp. 143\u2013147","DOI":"10.1145\/192724.197407"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB44","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","article-title":"An efficient algorithm for exploiting multiple arithmetic units","volume":"11","author":"Tomasulo","year":"1967","journal-title":"IBM Journal"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB45","doi-asserted-by":"crossref","unstructured":"J.-Y. Tsai, J. Huang, C. Amlo, D.J. Lilja, P.-C. Yew, The superthreaded processor architecture, IEEE Transactions on Computers 48(9), 1999","DOI":"10.1109\/12.795219"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB46","doi-asserted-by":"crossref","unstructured":"G. Tyson, M. Farrens, A.R. Pleszkun, MISC: A multiple instruction stream computer, in: Proceedings of the 25th Annual International Symposium on Microarchitecture (MICRO-25), December 1992, pp. 193\u2013196","DOI":"10.1109\/MICRO.1992.697016"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB47","doi-asserted-by":"crossref","unstructured":"S. Vajapeyam, T. Mitra, Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences, in: Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA-24), May 1997, pp. 1\u201312","DOI":"10.1145\/264107.264119"},{"key":"10.1016\/S1383-7621(00)00036-9_BIB48","doi-asserted-by":"crossref","unstructured":"K.C. Yeager, MIPS R10000 Superscalar microprocessor, IEEE Micro 16 (2), 1996","DOI":"10.1109\/40.491460"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000369?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000369?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T11:02:35Z","timestamp":1704106955000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000369"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,12]]},"references-count":48,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2000,12]]}},"alternative-id":["S1383762100000369"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00036-9","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2000,12]]}}}