{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:28:48Z","timestamp":1742797728904,"version":"3.30.1"},"reference-count":15,"publisher":"Elsevier BV","issue":"3-4","license":[{"start":{"date-parts":[[2001,4,1]],"date-time":"2001-04-01T00:00:00Z","timestamp":986083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2001,4]]},"DOI":"10.1016\/s1383-7621(00)00050-3","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T11:53:17Z","timestamp":1027597997000},"page":"277-292","source":"Crossref","is-referenced-by-count":7,"title":["Kernel scheduling techniques for efficient solution space exploration in reconfigurable computing"],"prefix":"10.1016","volume":"47","author":[{"given":"Rafael","family":"Maestre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milagros","family":"Fernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman","family":"Hermida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hartej","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00050-3_BIB1","unstructured":"H. Singh, M. Lee, G. Lu, F.J. Kurdahi, N. Bagherzadeh, T. Lang, R. Heaton, E.M.C. Filho, MorphoSys: an Integrated re-configurable architecture, in: Proceedings of the NATO Symposium on System Concepts and Integration, April 1998"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB2","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/2.612254","article-title":"Baring it all to software: the raw machine","author":"Waingold","year":"1997","journal-title":"IEEE Comput."},{"key":"10.1016\/S1383-7621(00)00050-3_BIB3","unstructured":"E. Tau, D. Chen, I. Eslick, J. Brown, A. Dehon, A First Generation DPGA Implementation, in: Third Canadian Workshop of Field-Programmable Devices, 1995, pp. 138\u2013143"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB4","doi-asserted-by":"crossref","unstructured":"E. Mirsky, A. Dehon, MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources, in: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), 1996, pp. 157\u2013166","DOI":"10.1109\/FPGA.1996.564808"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB5","doi-asserted-by":"crossref","unstructured":"J.R. Hauser, J. Wawrzynek, Garp: a MIPS processor with a re-configurable co-processor, in: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97), 1997, pp. 12\u201321","DOI":"10.1109\/FPGA.1997.624600"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB6","doi-asserted-by":"crossref","unstructured":"H. Singh, G. Lu, M. Lee, F.J. Kurdahi, N. Bagherzadeh, E. Filho, R. Maestre, MorphoSys: case study of a reconfigurable computing system targeting multimedia applications, in: Design Automation Conference Proceedings (DAC), 2000, pp. 573\u2013578","DOI":"10.1145\/337292.337583"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB7","doi-asserted-by":"crossref","unstructured":"I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, R. Vemuri, An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures, in: Proceedings of the Fifth Reconfigurable Architectures Workshop (RAW '98), 1998","DOI":"10.1007\/3-540-64359-1_669"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB8","doi-asserted-by":"crossref","unstructured":"M. Vasilko, D. Ait-Boudaoud, Architectural synthesis techniques for dynamically reconfigurable logic, in: Proceedings of the Sixth International Workshop on Field-Programmable Logic and Applications, FPL '96 Proceedings, 1996, pp. 290\u2013296","DOI":"10.1007\/3-540-61730-2_31"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB9","unstructured":"M. Vasilko, D. Ait-Boudaoud, Scheduling for dynamically reconfigurable FPGAs, in: Proceeding of International Workshop on Logic and Architecture Synthesis, IFIP TC10 WG10.5, Grenoble, France, 18-19 December 1995, pp. 328\u2013336"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB10","doi-asserted-by":"crossref","unstructured":"K.M. GajjalaPurna, D. Bhatia, Temporal partitioning and scheduling for reconfigurable computing, in: Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98), 1998, pp. 329\u2013330","DOI":"10.1109\/FPGA.1998.707939"},{"key":"10.1016\/S1383-7621(00)00050-3_BIB11","first-page":"389","article-title":"Optimal temporal partitioning and synthesis for reconfigurable architectures","author":"Kaul","year":"1998","journal-title":"DATE Proc."},{"key":"10.1016\/S1383-7621(00)00050-3_BIB12","first-page":"202","article-title":"Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs","author":"Kaul","year":"1999","journal-title":"DATE Proc."},{"key":"10.1016\/S1383-7621(00)00050-3_BIB13","first-page":"616","article-title":"An automated temporal partitioning and loop fission approach for fpga based reconfigurable synthesis of DSP application","author":"Kaul","year":"1999","journal-title":"DAC Proc."},{"key":"10.1016\/S1383-7621(00)00050-3_BIB14","first-page":"90","article-title":"Kernel scheduling in reconfigurable computing","author":"Maestre","year":"1999","journal-title":"DATE Proc."},{"key":"10.1016\/S1383-7621(00)00050-3_BIB15","doi-asserted-by":"crossref","unstructured":"G. Lu, H. Singh, M. Lee, N. Bagherzadeh, F.J. Kurdahi, E.M.C. Filho, MorphoSys: an integrated re-configurable architecture, in: Proceedings of the Fifth International Euro-Par Conference, 1999, pp. 727\u2013734","DOI":"10.1007\/3-540-48311-X_102"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000503?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000503?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T19:25:40Z","timestamp":1733253940000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000503"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,4]]},"references-count":15,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2001,4]]}},"alternative-id":["S1383762100000503"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00050-3","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2001,4]]}}}