{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T05:28:37Z","timestamp":1733290117329,"version":"3.30.1"},"reference-count":41,"publisher":"Elsevier BV","issue":"3-4","license":[{"start":{"date-parts":[[2001,4,1]],"date-time":"2001-04-01T00:00:00Z","timestamp":986083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2001,4]]},"DOI":"10.1016\/s1383-7621(00)00052-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T11:53:17Z","timestamp":1027597997000},"page":"315-337","source":"Crossref","is-referenced-by-count":14,"title":["An integrated system for developing regular array designs"],"prefix":"10.1016","volume":"47","author":[{"given":"Shaori","family":"Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"unstructured":"Algotronix Ltd, CHS2x4 Custom Computer, 1992","key":"10.1016\/S1383-7621(00)00052-7_BIB1"},{"doi-asserted-by":"crossref","unstructured":"G.A. Arce, N.C. Gallagher, State description for the root signal set of median filters, IEEE Transactions on Acoustics, Speech and Signal Processing ASSP\u201330, December, 1982, pp. 894\u2013902","key":"10.1016\/S1383-7621(00)00052-7_BIB2","DOI":"10.1109\/TASSP.1982.1163980"},{"year":"1998","author":"Bird","series-title":"Introduction to Functional Programming using Haskell","key":"10.1016\/S1383-7621(00)00052-7_BIB3"},{"doi-asserted-by":"crossref","unstructured":"P. Bjesse, K. Claessen, M. Sheeran, S. Singh, Lava: hardware design in Haskell, ACM international Conference on Functional Programming'98, ACM Press, New York, 1998","key":"10.1016\/S1383-7621(00)00052-7_BIB4","DOI":"10.1145\/289423.289440"},{"unstructured":"C.J. Block, A model for representing Ruby circuits, in: Proceedings of the Glasgow Workshop on Functional Programming, 1996, http:\/\/www.dcs.gla.ac.uk\/research\/fpga\/papers\/ps\/Model.ps.","key":"10.1016\/S1383-7621(00)00052-7_BIB5"},{"year":"1989","author":"Coelho","series-title":"The VHDL Handbook","key":"10.1016\/S1383-7621(00)00052-7_BIB6"},{"doi-asserted-by":"crossref","unstructured":"F. de Dinechin, Libraries of schedule-free operators in Alpha, in: Proceedings of the International Conference on Application Specific Array Processors, IEEE Computer Society Press, Silver Spring, MD, July 1997","key":"10.1016\/S1383-7621(00)00052-7_BIB7","DOI":"10.1109\/ASAP.1997.606830"},{"unstructured":"S. Guo, Techniques and tools for developing Ruby design, D.Phil. thesis, Computing laboratory, University of Oxford, 1997","key":"10.1016\/S1383-7621(00)00052-7_BIB8"},{"doi-asserted-by":"crossref","unstructured":"S. Guo, W. Luk, Compiling Ruby into FPGAs, in: W. Moore, W. Luk (Eds.), Field Programmable Logic and Applications, Lecture Notes in Computer Science, vol. 975, Springer, Berlin, 1995, pp. 188\u2013197","key":"10.1016\/S1383-7621(00)00052-7_BIB9","DOI":"10.1007\/3-540-60294-1_112"},{"doi-asserted-by":"crossref","unstructured":"S. Guo, W. Luk, Producing design diagrams from declarative descriptions, in: S. Yang, J. Zhou, C. Li (Eds.), Proceedings of the Fourth International Conference on CAD\/CG, SPIE, 1995, pp. 1084\u20131093","key":"10.1016\/S1383-7621(00)00052-7_BIB10","DOI":"10.1117\/12.235483"},{"unstructured":"S. Guo, W. Luk, P. Probert, Developing parallel architectures for range and image sensors, in: Proceedings of the IEEE Internatinal Conference on Robotics and Automation, IEEE Computer Society Press, Silver Spring, MD, 1994, pp. 2205\u20132210","key":"10.1016\/S1383-7621(00)00052-7_BIB11"},{"doi-asserted-by":"crossref","unstructured":"T.S. Huang, G.T. Yang, G.Y. Tang, A fast two-dimensional median filtering algorithm, IEEE Transactions on Acoustics, Speech and Signal Processing ASSP\u201327, February 1979, pp. 13\u201338","key":"10.1016\/S1383-7621(00)00052-7_BIB12","DOI":"10.1109\/TASSP.1979.1163188"},{"key":"10.1016\/S1383-7621(00)00052-7_BIB13","series-title":"Formal Methods for VLSI Design","first-page":"13","article-title":"Circuit design in ruby","author":"Jones","year":"1990"},{"unstructured":"G. Jones, M. Sheeran, Relations and refinement in circuit design, in: C. Morgan, J. Woodcock (Eds.), 3rd Refinement Workshop, Springer Workshops in Computing, 1991","key":"10.1016\/S1383-7621(00)00052-7_BIB14"},{"key":"10.1016\/S1383-7621(00)00052-7_BIB15","series-title":"Glasgow Functional Programming Workshop","article-title":"A certain loss of identity","author":"Jones","year":"1992"},{"doi-asserted-by":"crossref","unstructured":"I. Kostarnov, S. Morley, J. Osmany, C. Soloman, A reconfigurable approach to low cost media processing, in: W. Luk, P.Y.K. Cheung, M. Glesner (Eds.), Field-Programmable Logic and Applications, Lecture Notes in Computer Science, vol. 1304, Springer, Berlin, 1997, pp. 79\u201390","key":"10.1016\/S1383-7621(00)00052-7_BIB16","DOI":"10.1007\/3-540-63465-7_213"},{"year":"1988","author":"Kung","series-title":"VLSI Array Processors","key":"10.1016\/S1383-7621(00)00052-7_BIB17"},{"unstructured":"Y. Li, M. Leeser, HML: an innovative hardware description language and its translation to VHDL, in: Proceedings of the CHDL'95, 1995","key":"10.1016\/S1383-7621(00)00052-7_BIB18"},{"doi-asserted-by":"crossref","unstructured":"W. Luk, Analysing parametrised designs by non-standard interpretation, in: S.Y. Kung, E. Swartzlander, J.A.B. Fortes, K.W. Przytula (Eds.), Proceedings of the International Conference on Application-Specific Array processors, IEEE Computer Society Press, Silver Spring, MD, 1990, pp. 133\u2013144","key":"10.1016\/S1383-7621(00)00052-7_BIB19","DOI":"10.1109\/ASAP.1990.145450"},{"key":"10.1016\/S1383-7621(00)00052-7_BIB20","series-title":"Design Correct Circuits","first-page":"332","article-title":"Optimising designs by transposition","author":"Luk","year":"1991"},{"issue":"3","key":"10.1016\/S1383-7621(00)00052-7_BIB21","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1016\/0167-9260(93)90014-4","article-title":"Systematic serialisation of array-based architectures","volume":"14","author":"Luk","year":"1993","journal-title":"Integration (the VLSI Journal)"},{"unstructured":"W. Luk, Systematic pipelining of processor arrays, in: G.M. Megson (Ed.), Transformational Approaches to Systolic Design, Chapman and Hall Parallel and Distributed Computing Series, 1994, pp. 77\u201398","key":"10.1016\/S1383-7621(00)00052-7_BIB22"},{"doi-asserted-by":"crossref","unstructured":"W. Luk, T. Wu, Towards a declarative framework for hardware-software codesign, in: Proceedings of the Third International Workshop on Hardware\/Software Codesign, IEEE Computer Society Press, Silver Spring, MD, 1994, pp. 181\u2013188","key":"10.1016\/S1383-7621(00)00052-7_BIB23","DOI":"10.1109\/HSC.1994.336708"},{"doi-asserted-by":"crossref","unstructured":"W. Luk, S. Guo, N. Shirazi, N. Zhuang, A framework for developing parametrised FPGA libraries, in: R.W. Hartenstein, M. Glesner (Eds.), Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, Lecture Notes in Computer Science, vol. 1142, Springer, Berlin, 1996, pp. 24\u201333","key":"10.1016\/S1383-7621(00)00052-7_BIB24","DOI":"10.1007\/3-540-61730-2_3"},{"doi-asserted-by":"crossref","unstructured":"W. Luk, S. Guo, Visualising reconfigurable libraries for FPGAs, in: Proceedings of the 31 Asilomar Conference on Signals, Systems, and Computers, IEEE Computer Society, Silver Spring, MD, 1998, pp. 389\u2013393","key":"10.1016\/S1383-7621(00)00052-7_BIB25","DOI":"10.1109\/ACSSC.1997.680263"},{"unstructured":"W. Luk, I. Page, Parametrising designs for FPGAs, in: W. Moore, W. Luk (Eds.) , FPGAs, Abingdon EE&CS Books, 1991, pp. 284\u2013295","key":"10.1016\/S1383-7621(00)00052-7_BIB26"},{"key":"10.1016\/S1383-7621(00)00052-7_BIB27","series-title":"Systolic Array Processors","first-page":"589","article-title":"Computer-based tools for regular array designs","author":"Luk","year":"1989"},{"unstructured":"G.M. Megson (Ed.), Transformational Approaches to Systolic Design, Parallel and Distributed Computing Series, Chapman & Hall, 1994","key":"10.1016\/S1383-7621(00)00052-7_BIB28"},{"unstructured":"J.K. Ousterhout, Tcl and Tk toolkit, Addison-Wesley professional computing series, 1996","key":"10.1016\/S1383-7621(00)00052-7_BIB29"},{"year":"1991","author":"Paulson","series-title":"ML for the Working Programmer","key":"10.1016\/S1383-7621(00)00052-7_BIB30"},{"year":"1991","author":"Perry","series-title":"VHDL","key":"10.1016\/S1383-7621(00)00052-7_BIB31"},{"year":"1987","author":"Peyton Jones","series-title":"The Implementation of Functional Programming Languages","key":"10.1016\/S1383-7621(00)00052-7_BIB32"},{"year":"1993","author":"Pitas","series-title":"Digital Image Processing Algorithms","key":"10.1016\/S1383-7621(00)00052-7_BIB33"},{"doi-asserted-by":"crossref","unstructured":"L.R. Rabiner, M.R. Sambur, C.E. Schmidt, Applications of nonlinear smoothing algorithm to speech processing, IEEE Transactions on Acoustics, Speech and Signal Processing, 1975","key":"10.1016\/S1383-7621(00)00052-7_BIB34","DOI":"10.1109\/TASSP.1975.1162749"},{"issue":"5","key":"10.1016\/S1383-7621(00)00052-7_BIB35","doi-asserted-by":"crossref","first-page":"530","DOI":"10.1109\/4.229403","article-title":"70 MHz 2\u03bcm CMOS bit-level systolic array median filter","volume":"28","author":"Rocella","year":"1993","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"R. Sharp, O. Rasmussen, Transformational rewriting with Ruby, in: Computer Hardware Description Languages and Their Applications (CHDL'93), Elsevier, Amsterdam, 1993, pp. 243\u2013360","key":"10.1016\/S1383-7621(00)00052-7_BIB36","DOI":"10.1016\/B978-0-444-81641-2.50024-1"},{"issue":"3","key":"10.1016\/S1383-7621(00)00052-7_BIB37","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1023\/A:1008603713967","article-title":"The T-Ruby design system","volume":"11","author":"Sharp","year":"1997","journal-title":"Formal Methods in System Design"},{"unstructured":"M. Sheeran, Ruby\u2013a language of relations and high-order functions, in: G. Birtwistle (Ed.), Proceedings of the Third Banff workshop on hardware verification, Springer, Berlin, 1990","key":"10.1016\/S1383-7621(00)00052-7_BIB38"},{"doi-asserted-by":"crossref","unstructured":"S. Singh, Architectural descriptions for FPGA circuits, in: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, Silver Spring, MD, 1995","key":"10.1016\/S1383-7621(00)00052-7_BIB39","DOI":"10.1109\/FPGA.1995.477420"},{"key":"10.1016\/S1383-7621(00)00052-7_BIB40","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1007\/BF00925828","article-title":"The ALPHA language and its use for the design of systolic arrays","volume":"3","author":"Verge","year":"1991","journal-title":"Journal of VLSI Signal Processing"},{"doi-asserted-by":"crossref","unstructured":"D. Wilde, O. Sie, Regular array synthesis using Alpha, in: Proceedings of the International Conference on Application-specific Array Processors, IEEE Computer Society Press, Silver Spring, MD, 1994, pp. 200\u2013211","key":"10.1016\/S1383-7621(00)00052-7_BIB41","DOI":"10.1109\/ASAP.1994.331803"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000527?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000527?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T19:27:34Z","timestamp":1733254054000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000527"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,4]]},"references-count":41,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2001,4]]}},"alternative-id":["S1383762100000527"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00052-7","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2001,4]]}}}