{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T12:42:38Z","timestamp":1743511358050},"reference-count":29,"publisher":"Elsevier BV","issue":"3-4","license":[{"start":{"date-parts":[[2001,4,1]],"date-time":"2001-04-01T00:00:00Z","timestamp":986083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2001,4]]},"DOI":"10.1016\/s1383-7621(00)00053-9","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T07:53:17Z","timestamp":1027583597000},"page":"339-356","source":"Crossref","is-referenced-by-count":10,"title":["Execution cost interval refinement in static software analysis"],"prefix":"10.1016","volume":"47","author":[{"given":"Fabian","family":"Wolf","sequence":"first","affiliation":[]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00053-9_BIB1","series-title":"Compilers: Principles, Techniques and Tools","author":"Aho","year":"1988"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB2","doi-asserted-by":"crossref","unstructured":"R. Arnold, F. Mueller, D. Whalley, M. Harmon, Bounding worst case instruction cache performance, in: Proceedings of the IEEE Real-Time Systems Symposium, December, 1994, pp.172\u2013181","DOI":"10.1109\/REAL.1994.342718"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB3","unstructured":"M. Berkelaar, J. Dirks, lp_solve_2.2. ftp.es.ele.tue.nl, 1997"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB4","series-title":"Fast Simulation of Computer Architectures","author":"Conte","year":"1995"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB5","unstructured":"A. Doboli, J. Hallberg, P. Eles, A simulation model for the OAM functionality in ATM switches, Technical Report, Link\u00f6ping, 1995"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB6","doi-asserted-by":"crossref","unstructured":"C. Ferdinand, R. Wilhelm, On predicting data cache behavior for real-time systems, in: Proceedings of the SIGPLAN Workshop on Language, Compilers and Tools for Embedded Systems, 1998","DOI":"10.1007\/BFb0057777"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB7","series-title":"ARM System Architecture","author":"Furber","year":"1996"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB8","doi-asserted-by":"crossref","unstructured":"J. Gong, D. Gajski, S. Narayan, Software execution from executable specification, J. Comput. Software Eng. (1994) 239\u2013258","DOI":"10.1109\/EDTC.1994.326836"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB9","unstructured":"R.K. Gupta, Co-Synthesis of hardware and software for digital embedded systems, Ph.D. thesis, Stanford University, 1993"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB10","unstructured":"J. Gustafsson, A. Ermedahl, Automatic derivation of path and loop annotations in object-oriented real-time programs, J. Parallel Distributed Comput. Prac. (1998)"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB11","unstructured":"J. Henkel, Automatisierte Hardware\/Software Partitionierung im Entwurf integrierter Echtzeitsysteme, Ph.D. thesis, TU Braunschweig, 1996"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB12","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1996"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB13","doi-asserted-by":"crossref","unstructured":"A. Hergenhan, W. Rosenstiel, Static timing analysis of embedded software on advanced processor architectures, in: Proceedings of Design, Automation and Test in Europe (DATE'00), Paris, March 2000, pp. 552\u2013559","DOI":"10.1145\/343647.343846"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB14","unstructured":"M. Hill, DINERO III Cache Simulator: Code and Documentation, 1998, http:\/\/www.ece.cmu.edu\/ece548\/tools\/dinero\/src\/"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB15","unstructured":"M. Jersak, D. Ziegenbein, F. Wolf, R. Ernst, F. Cieslok, J. Teich, K. Strehl, L. Thiele, Embedded system design using the SPI workbench, in: Proceedings of Forum on Design Languages, T\u00fcbingen, Germany, 2000"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB16","series-title":"Performance Analysis of Real-Time Embedded Software","author":"Steven Li","year":"1999"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB17","unstructured":"Juntong Liu, Gerald Maguire, Mihai Mateescu, Andreas Schmidt, Reinhard Ruppelt. Document of network architecture strategies and tradeoffs, ESPRIT MEDIA Report, KTH Stockholm, 1999"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB18","unstructured":"A. Mok, Evaluating tight execution time bounds of programs by annotations, in: Proceedings of the Workshop on Real Time Operating Systems and Software, 1989, pp. 74\u201380"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB19","doi-asserted-by":"crossref","unstructured":"J. Montanaro, A 160-MHz, 32-b, 0.5 W CMOS RISC microprocessor, IEEE J. Sol. State Circuits (November 1996) 1703\u20131714","DOI":"10.1109\/JSSC.1996.542315"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB20","unstructured":"C.Y. Park, Predicting deterministic execution times of real-time programs, Ph.D. thesis, University of Washington, Seattle, 1992"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB21","doi-asserted-by":"crossref","unstructured":"C.Y. Park, A.C. Shaw, Experiments with a program timing tool based on source-level timing scheme, in: Proceedings of the 11th IEEE Real-Time System Symposium, 1990, pp. 72\u201381","DOI":"10.1109\/REAL.1990.128731"},{"issue":"2","key":"10.1016\/S1383-7621(00)00053-9_BIB22","first-page":"160","article-title":"Calculating the maximum execution time of real-time programs","volume":"1","author":"Puschner","year":"1989","journal-title":"J. Real-Time Sys."},{"key":"10.1016\/S1383-7621(00)00053-9_BIB23","doi-asserted-by":"crossref","unstructured":"V. Tiwari, S. Malik, A. Wolfe, Instruction level power analysis and optimisation of software, VLSI Signal Process. (1996) 1\u201318","DOI":"10.1007\/978-1-4613-1453-0_9"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB24","doi-asserted-by":"crossref","unstructured":"F. Wolf, R. Ernst, Intervals in software execution cost analysis, in: Proceedings of International Symposium on System Synthesis, Madrid, Spain, 2000","DOI":"10.1109\/ISSS.2000.874039"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB25","unstructured":"F. Wolf, R. Ernst, Software timing and power estimation of telecom systems, ESPRIT MEDIA Report, TU Braunschweig, 1999"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB26","doi-asserted-by":"crossref","unstructured":"F. Wolf, J. Kruse, R. Ernst, Compact trace generation and power measurement in software emulation, in: Proceedings of International Symposium on Microelectronics and Assembly, Singapore, 2000","DOI":"10.1117\/12.405400"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB27","doi-asserted-by":"crossref","unstructured":"W. Ye, R. Ernst, Embedded program timing analysis based on path clustering and architecture classification, in: Proceedings of ICCAD '97, San Jose, USA, 1997, pp. 598\u2013604","DOI":"10.1109\/ICCAD.1997.643600"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB28","unstructured":"C. Ykman, D. Verkest, B. Svantesson, S. Kumar, A. Hemani, F. Wolf, System exploration and synthesis from SDL of an ATM switch component, in: Proceedings of IEEE ASIC\/SOC, 1999, pp. 119\u2013124"},{"key":"10.1016\/S1383-7621(00)00053-9_BIB29","doi-asserted-by":"crossref","unstructured":"D. Ziegenbein, R. Ernst, K. Richter, J. Teich, L. Thiele, Combining multiple models of computation for scheduling and allocation, in: Proceedings of the Sixth International Workshop on Hardware\/Software Co-Design (Codes\/CASHE '98), Seattle, USA, March 1998, pp. 9\u201313","DOI":"10.1145\/278241.278243"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000539?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000539?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T03:21:03Z","timestamp":1578453663000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000539"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,4]]},"references-count":29,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2001,4]]}},"alternative-id":["S1383762100000539"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00053-9","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2001,4]]}}}