{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T04:02:24Z","timestamp":1648958544067},"reference-count":26,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2001,2]]},"DOI":"10.1016\/s1383-7621(00)00061-8","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T20:00:10Z","timestamp":1027627210000},"page":"119-135","source":"Crossref","is-referenced-by-count":0,"title":["Self-repairable GALs"],"prefix":"10.1016","volume":"47","author":[{"given":"Chong H.","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Douglas V.","family":"Hall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marek A.","family":"Perkowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David S.","family":"Jun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(00)00061-8_BIB1","series-title":"Digital Systems Testing and Testable Design","first-page":"593","author":"Abramovici","year":"1990"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB2","first-page":"649","article-title":"On the repair of programmable logic arrays","volume":"9","author":"Wey","year":"1986","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S1383-7621(00)00061-8_BIB3","unstructured":"B. Avi, A Tour of PLDs, http:\/\/www.ee.cooper. edu\/course_pages\/past_courses\/EE151\/PLD1, 1997"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB4","unstructured":"K.S. Son, D.K. Pradhan, Design of programmable arrays for testability, 1980 IEEE Test Conference, 1980, pp. 163\u2013166"},{"issue":"9","key":"10.1016\/S1383-7621(00)00061-8_BIB5","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TC.1979.1675429","article-title":"Fault analysis and test generation for Programmable Logic Array (PLA)","volume":"28","author":"Ostapko","year":"1979","journal-title":"IEEE Trans. Comput. C"},{"issue":"5","key":"10.1016\/S1383-7621(00)00061-8_BIB6","doi-asserted-by":"crossref","first-page":"438","DOI":"10.1109\/TC.1983.1676254","article-title":"An on-line algorithm for the location of cross point faults in programmable logic arrays","volume":"32","author":"Ramanatha","year":"1983","journal-title":"IEEE Trans. Comput. C"},{"issue":"11","key":"10.1016\/S1383-7621(00)00061-8_BIB7","doi-asserted-by":"crossref","first-page":"845","DOI":"10.1109\/TC.1979.1675264","article-title":"Detection of faults in programmable logic arrays","volume":"28","author":"Smith","year":"1979","journal-title":"IEEE Trans. Comput. C"},{"issue":"11","key":"10.1016\/S1383-7621(00)00061-8_BIB8","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1109\/TC.1981.1675712","article-title":"A design of programmable logic array with universal tests","volume":"30","author":"Fujiwara","year":"1981","journal-title":"IEEE Trans. Comput. C"},{"issue":"11","key":"10.1016\/S1383-7621(00)00061-8_BIB9","doi-asserted-by":"crossref","first-page":"829","DOI":"10.1109\/TC.1981.1675713","article-title":"A hardware approach to self-testing of large programmable logic arrays","volume":"30","author":"Daehn","year":"1981","journal-title":"IEEE Trans. Comput. C"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB10","doi-asserted-by":"crossref","unstructured":"R. Treuer, H. Fujiwara V.K. Agarwal, Implementing a built-in self-test PLA design, IEEE Design and Test, April 1985, pp. 37\u201348","DOI":"10.1109\/MDT.1985.294859"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB11","unstructured":"S.C. Ma, Testing BiCMOS and dynamic CMOS logic, Center for Reliable Computing Technical Report, No. 95-1, June 1995"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB12","unstructured":"National Semiconductor Corporation, Quality Network \u2013 Failure Rates of Major Processes at National Semiconductor, National Semiconductor Failure Rate Trends, and National Semiconductor Reliability, http:\/\/207.82.57.10\/quality\/pages, May 1999"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB13","unstructured":"D. Sellers, Quality and reliability, Quality and Reliability Hand Book, Space Electronics Inc., http:\/\/www.spaceelectronics.com\/Spaceprod\/reliability\/qr. html, June 1999"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB14","unstructured":"PLA and FPGA Devices, http:\/\/www.elec.uq.oz.au\/\u223ce3390\/lectures\/lect14\/sld002. htm, 1998"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB15","unstructured":"Sequential Logic Design with PLDs, http:\/\/www.elec.uq.oz.au\/\u223c e3390\/lectures\/lect14\/sld014. htm, 1998"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB16","unstructured":"Lattice Semiconductor Corporation, Lattice Semiconductor Data Book 1996, Lattice Semiconductor Corporation, 1996, pp. 365\u2013392"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB17","doi-asserted-by":"crossref","unstructured":"J.P. Hayes, Fault Modeling, IEEE Des. Test Comput. April (1985) 88\u201395","DOI":"10.1109\/MDT.1985.294873"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB18","doi-asserted-by":"crossref","unstructured":"W. Maly, Realistic fault modeling for VLSI testing, in: Proceedings of the 24th ACM\/IEEE Design Automation Conference, 1987, pp, 173\u2013180","DOI":"10.1145\/37888.37914"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB19","unstructured":"M. Marinescu, Simple and efficient algorithms for functional RAM testing, 1982 International Test Conference, November 1982, pp. 236\u2013239"},{"issue":"6","key":"10.1016\/S1383-7621(00)00061-8_BIB20","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1109\/TC.1978.1675150","article-title":"Efficient algorithms for testing semiconductor random-access memories","volume":"27","author":"Nair","year":"1978","journal-title":"IEEE Trans. Comput. C"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB21","doi-asserted-by":"crossref","unstructured":"F.G. Cockerill, Quality control for production testing, 1982 International Test Conference, November 1982, pp. 308\u2013314","DOI":"10.1007\/978-3-642-68752-5_18"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB22","unstructured":"LSI Logic Corporation, LCA\/LEA500K Array-Based Products Databook, Document DB04-000002-03, fourth ed., May 1997"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB23","doi-asserted-by":"crossref","unstructured":"R. Drechsler, H. Hengster, H. Schafer, J. Hartmann, B. Becker, Testability of 2-Level AND\/EXOR circuits, in: Proceedings of the 1997 European Design and Test Conference, March 1997, pp. 548\u2013553","DOI":"10.1109\/EDTC.1997.582415"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB24","doi-asserted-by":"crossref","unstructured":"A. Sarabi, M.A. Perkowski, Fast exact and quasi-minimal minimization of highly testable fixed-polarity AND\/XOR canonical network, Design Automation Conference, 1992, pp. 30\u201335","DOI":"10.1109\/DAC.1992.227867"},{"key":"10.1016\/S1383-7621(00)00061-8_BIB25","unstructured":"A. Sarabi, M.A. Perkowski, Design for testability properties of AND\/EXOR network, in: Proceedings of IFIP W.G. 10.5 Workshop on Applications of the Reed\u2013Muller Expansion in Circuit Design, September 1993, pp. 418\u2013424"},{"issue":"6","key":"10.1016\/S1383-7621(00)00061-8_BIB26","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1109\/12.600830","article-title":"Easily testable realizations for generalized Reed\u2013Muller expansions","volume":"46","author":"Sasao","year":"1997","journal-title":"IEEE Trans. Comput."}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000618?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762100000618?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,15]],"date-time":"2020-01-15T21:37:37Z","timestamp":1579124257000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762100000618"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,2]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2001,2]]}},"alternative-id":["S1383762100000618"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(00)00061-8","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2001,2]]}}}