{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T17:16:45Z","timestamp":1649092605960},"reference-count":24,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[2001,12,1]],"date-time":"2001-12-01T00:00:00Z","timestamp":1007164800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2001,12]]},"DOI":"10.1016\/s1383-7621(01)00028-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T08:31:27Z","timestamp":1027585887000},"page":"727-745","source":"Crossref","is-referenced-by-count":0,"title":["Adding static data dependence collapsing to a high-performance instruction scheduler"],"prefix":"10.1016","volume":"47","author":[{"given":"Fleur L.","family":"Steven","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Colin","family":"Egan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard D.","family":"Potter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gordon B.","family":"Steven","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(01)00028-5_BIB1","series-title":"Computer Architecture A Quantitative Approach","author":"Patterson","year":"1996"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB2","series-title":"10th Annual Symposium on Computer Architecture","first-page":"140","article-title":"Very long instruction set architectures and the ELI-512","author":"Fisher","year":"1983"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB3","series-title":"Superscalar Microprocessor Design","author":"Johnson","year":"1991"},{"issue":"12","key":"10.1016\/S1383-7621(01)00028-5_BIB4","doi-asserted-by":"crossref","first-page":"1625","DOI":"10.1109\/5.476079","article-title":"Compiler technology for future micro processors","volume":"83","author":"Hwu","year":"1995","journal-title":"Proceedings of the IEEE"},{"issue":"6","key":"10.1016\/S1383-7621(01)00028-5_BIB5","doi-asserted-by":"crossref","first-page":"853","DOI":"10.1145\/267959.269966","article-title":"Parallelizing nonnumerical code with selective scheduling and software pipelining","volume":"19","author":"Moon","year":"1997","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB6","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MM.2000.877946","article-title":"Introducing the Itanium processors","author":"Crawford","year":"2000","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB7","series-title":"Micro-29, Paris","first-page":"226","article-title":"Exceeding the dataflow limit via value prediction","author":"Lipasti","year":"1996"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB8","series-title":"Micro-30, Research Triangle Park, North Carolina","first-page":"248","article-title":"The predictability of data values","author":"Sazeides","year":"1997"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB9","series-title":"ISCA'24, Denver, Colorado","first-page":"194","article-title":"Dynamic instruction reuse","author":"Sodani","year":"1997"},{"issue":"7","key":"10.1016\/S1383-7621(01)00028-5_BIB10","doi-asserted-by":"crossref","first-page":"825","DOI":"10.1109\/12.237723","article-title":"Interlock collapsing ALUs","volume":"42","author":"Vassiliadis","year":"1993","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"10.1016\/S1383-7621(01)00028-5_BIB11","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1147\/rd.381.0059","article-title":"Scism: a scalable compound instruction set machine architecture","volume":"38","author":"Vassiliadis","year":"1993","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB12","series-title":"Micro 25","first-page":"149","article-title":"Interlock collapsing ALU for increased instruction-level parallelism","author":"Malik","year":"1992"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB13","first-page":"238","article-title":"The performance potential of data dependence speculation and collapsing","volume":"29","author":"Sazeides","year":"1996","journal-title":"IEEE Micro"},{"issue":"7","key":"10.1016\/S1383-7621(01)00028-5_BIB14","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1016\/S0141-9331(96)01101-5","article-title":"A superscalar architecture to exploit instruction level parallelism","volume":"20","author":"Steven","year":"1997","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB15","unstructured":"F.L. Steven, An introduction to the hatfield superscalar scheduler. Computer Science Technical Report Number 316, University of Hertfordshire, Spring 1998"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB16","series-title":"22nd Annual International Workshop on Microprogramming and Microarchitecture","first-page":"43","article-title":"Combining as a compilation technique for VLIW architectures","volume":"20","author":"Nakatani","year":"1989"},{"issue":"1","key":"10.1016\/S1383-7621(01)00028-5_BIB17","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1147\/rd.341.0023","article-title":"IBM RISC system\/6000 processor architecture","volume":"34","author":"Oehler","year":"1990","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB18","series-title":"Inside IBM Power and PowerPC","author":"Weiss","year":"1994"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB19","series-title":"ACAC-2000, Canberra, Australia","first-page":"90","article-title":"Static scheduling for out-of-order instruction issue processors","author":"Tate","year":"2000"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB20","series-title":"SigPlan88, Atlanta","first-page":"318","article-title":"Software pipelining: an effective scheduling technique for VLIW machines","author":"Lam","year":"1988"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB21","series-title":"Micro-27, San Jose, CA","first-page":"63","article-title":"Iterative modulo scheduling: an algorithm for software pipelining loops","author":"Rau","year":"1994"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB22","first-page":"779","article-title":"Investigating the limits of fine-grained parallelism in a statically scheduled superscalar architecture","volume":"vol. 2","author":"Potter","year":"1996"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB23","series-title":"19th ISCA","first-page":"46","article-title":"Limits of control flow on parallelism","author":"Lam","year":"1992"},{"key":"10.1016\/S1383-7621(01)00028-5_BIB24","unstructured":"R.D. Potter, Exploring the limitations of fine grained parallelism for a superscalar architecture. PhD Thesis, University of Hertfordshire, 1998"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762101000285?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762101000285?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T10:22:56Z","timestamp":1556619776000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762101000285"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,12]]},"references-count":24,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2001,12]]}},"alternative-id":["S1383762101000285"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(01)00028-5","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2001,12]]}}}