{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T04:56:51Z","timestamp":1744347411638},"reference-count":38,"publisher":"Elsevier BV","issue":"14-15","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1016\/s1383-7621(02)00059-0","type":"journal-article","created":{"date-parts":[[2002,8,26]],"date-time":"2002-08-26T17:15:57Z","timestamp":1030382157000},"page":"1089-1115","source":"Crossref","is-referenced-by-count":4,"title":["Configurable parallel memory architecture for multimedia computers"],"prefix":"10.1016","volume":"47","author":[{"given":"Kimmo","family":"Kuusilinna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarno","family":"Tanskanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarkko","family":"Niittylahti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(02)00059-0_BIB1","series-title":"Image and Video Compression Standards, Algorithms and Architectures","author":"Bhaskaran","year":"1997"},{"issue":"12","key":"10.1016\/S1383-7621(02)00059-0_BIB2","doi-asserted-by":"crossref","first-page":"1566","DOI":"10.1109\/T-C.1971.223171","article-title":"The organization and use of parallel memories","volume":"C-20","author":"Budnik","year":"1971","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"10.1016\/S1383-7621(02)00059-0_BIB3","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/40.641593","article-title":"Direct Rambus technology: the new main memory standard","volume":"17","author":"Crisp","year":"1997","journal-title":"IEEE Micro"},{"issue":"6","key":"10.1016\/S1383-7621(02)00059-0_BIB4","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1109\/71.506698","article-title":"Multiskewing\u2013\u2013a novel technique for optimal parallel memory access","volume":"7","author":"Deb","year":"1996","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S1383-7621(02)00059-0_BIB5","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/76.660828","article-title":"A methodology to evaluate memory architecture design tradeoffs for video signal processors","volume":"8","author":"Dutta","year":"1998","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"10.1016\/S1383-7621(02)00059-0_BIB6","series-title":"Computer Architecture: A Designer's Text Based on a Generic RISC","author":"Feldman","year":"1994"},{"key":"10.1016\/S1383-7621(02)00059-0_BIB7","series-title":"Memory Architecture & Parallel Access","author":"G\u00f6ssel","year":"1994"},{"issue":"11","key":"10.1016\/S1383-7621(02)00059-0_BIB8","doi-asserted-by":"crossref","first-page":"1741","DOI":"10.1109\/4.726569","article-title":"A process-independent, 800-MB\/s, DRAM byte-wide interface featuring command interleaving and concurrent memory operation","volume":"33","author":"Griffin","year":"1998","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"6","key":"10.1016\/S1383-7621(02)00059-0_BIB9","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1109\/76.475890","article-title":"Architectures for hierarchical and other block matching algorithms","volume":"5","author":"Gupta","year":"1995","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"5","key":"10.1016\/S1383-7621(02)00059-0_BIB10","doi-asserted-by":"crossref","first-page":"618","DOI":"10.1109\/12.280810","article-title":"A multiaccess frame buffer architecture","volume":"43","author":"Harper","year":"1994","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"10.1016\/S1383-7621(02)00059-0_BIB11","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/71.80188","article-title":"Block, multistride vector, and FFT access in parallel memory systems","volume":"2","author":"Harper","year":"1991","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"2","key":"10.1016\/S1383-7621(02)00059-0_BIB12","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1109\/12.123399","article-title":"Increased memory performance during vector accesses through the use of linear address transformations","volume":"41","author":"Harper","year":"1992","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"10.1016\/S1383-7621(02)00059-0_BIB13","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1109\/12.76404","article-title":"Conflict-free vector access using a dynamic storage scheme","volume":"40","author":"Harper","year":"1991","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(02)00059-0_BIB14","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1996"},{"issue":"4","key":"10.1016\/S1383-7621(02)00059-0_BIB15","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/6.755442","article-title":"Embedded DRAM technology: opportunities and challenges","volume":"36","author":"Iyer","year":"1999","journal-title":"IEEE Spectrum"},{"issue":"4","key":"10.1016\/S1383-7621(02)00059-0_BIB16","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/40.710872","article-title":"Virtual memory in contemporary microprocessors","volume":"18","author":"Jacob","year":"1998","journal-title":"IEEE Micro"},{"issue":"6","key":"10.1016\/S1383-7621(02)00059-0_BIB17","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/2.683005","article-title":"Virtual memory: issues of implementation","volume":"31","author":"Jacob","year":"1998","journal-title":"Computer"},{"issue":"11","key":"10.1016\/S1383-7621(02)00059-0_BIB18","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/2.730733","article-title":"A new direction for computer architecture research","volume":"31","author":"Kozyrakis","year":"1998","journal-title":"Computer"},{"issue":"12","key":"10.1016\/S1383-7621(02)00059-0_BIB19","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","article-title":"Access and alignment of data in an array processor","volume":"C-24","author":"Lawrie","year":"1975","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"10.1016\/S1383-7621(02)00059-0_BIB20","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/TC.1982.1676020","article-title":"The prime memory system for array access","volume":"C-31","author":"Lawrie","year":"1982","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"10.1016\/S1383-7621(02)00059-0_BIB21","doi-asserted-by":"crossref","first-page":"499","DOI":"10.1109\/12.135554","article-title":"Architecture of an array processor using a nonlinear skewing scheme","volume":"41","author":"Lee","year":"1992","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"10.1016\/S1383-7621(02)00059-0_BIB22","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1109\/83.334983","article-title":"Image sequence coding at very low bitrates: a review","volume":"3","author":"Li","year":"1994","journal-title":"IEEE Transactions on Image Processing"},{"issue":"2","key":"10.1016\/S1383-7621(02)00059-0_BIB23","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/76.212720","article-title":"New fast algorithms for the estimation of block motion vectors","volume":"3","author":"Liu","year":"1993","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"1","key":"10.1016\/S1383-7621(02)00059-0_BIB24","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/54.748804","article-title":"Two high-bandwidth memory bus structures","volume":"16","author":"Millar","year":"1999","journal-title":"IEEE Design & Test of Computers"},{"key":"10.1016\/S1383-7621(02)00059-0_BIB25","series-title":"Proceedings of International Conference on Parallel Processing","first-page":"247","article-title":"A class of boolean linear transformations for conflict-free power of two stride access","author":"Norton","year":"1987"},{"issue":"1","key":"10.1016\/S1383-7621(02)00059-0_BIB26","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/101.566166","article-title":"High-speed memory architectures for multimedia applications","volume":"13","author":"Oshima","year":"1997","journal-title":"IEEE Circuits and Devices Magazine"},{"issue":"8","key":"10.1016\/S1383-7621(02)00059-0_BIB27","doi-asserted-by":"crossref","first-page":"855","DOI":"10.1109\/71.532116","article-title":"An efficient memory system for the SIMD construction of a Gaussian pyramid","volume":"7","author":"Park","year":"1996","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"2","key":"10.1016\/S1383-7621(02)00059-0_BIB28","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/40.592312","article-title":"A case for intelligent RAM: IRAM","volume":"17","author":"Patterson","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(02)00059-0_BIB29","series-title":"High Performance Memories","author":"Prince","year":"1996"},{"key":"10.1016\/S1383-7621(02)00059-0_BIB30","series-title":"Cache and Memory Hierarchy Design: A Performance-Directed Approach","author":"Przybylski","year":"1990"},{"issue":"8","key":"10.1016\/S1383-7621(02)00059-0_BIB31","doi-asserted-by":"crossref","first-page":"896","DOI":"10.1109\/12.2242","article-title":"Machine-independent virtual memory management for paged uniprocessor and multiprocessor architectures","volume":"37","author":"Rashid","year":"1988","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(02)00059-0_BIB32","unstructured":"Recommendation ITU-T H.263, Video Coding for Low Bit Rate Communication, International Telecommunications Union, Geneva, 1998"},{"issue":"3","key":"10.1016\/S1383-7621(02)00059-0_BIB33","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/MMUL.1994.318980","article-title":"Evaluating video codecs","volume":"1","author":"Rodriguez","year":"1994","journal-title":"IEEE Multimedia"},{"issue":"6","key":"10.1016\/S1383-7621(02)00059-0_BIB34","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.1979.1658780","article-title":"Interconnection networks for SIMD machines","volume":"12","author":"Siegel","year":"1979","journal-title":"Computer"},{"issue":"5","key":"10.1016\/S1383-7621(02)00059-0_BIB35","doi-asserted-by":"crossref","first-page":"634","DOI":"10.1109\/12.381949","article-title":"Conflict-free access for streams in multimodule memories","volume":"44","author":"Valero","year":"1995","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"10.1016\/S1383-7621(02)00059-0_BIB36","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/79.708541","article-title":"The flexibility of configurable computing","volume":"15","author":"Villasenor","year":"1998","journal-title":"IEEE Signal Processing Magazine"},{"issue":"7","key":"10.1016\/S1383-7621(02)00059-0_BIB37","doi-asserted-by":"crossref","first-page":"862","DOI":"10.1109\/12.508324","article-title":"A multiaccess frame buffer architecture (comments)","volume":"45","author":"Wei","year":"1996","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"10.1016\/S1383-7621(02)00059-0_BIB38","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1109\/TC.1987.1676887","article-title":"On linear skewing schemes and d-ordered vectors","volume":"C-36","author":"Wijshoff","year":"1987","journal-title":"IEEE Transactions on Computers"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762102000590?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762102000590?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,10]],"date-time":"2019-04-10T13:25:09Z","timestamp":1554902709000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762102000590"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":38,"journal-issue":{"issue":"14-15","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["S1383762102000590"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(02)00059-0","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}