{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,18]],"date-time":"2023-01-18T10:27:21Z","timestamp":1674037641479},"reference-count":13,"publisher":"Elsevier BV","issue":"1-3","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1016\/s1383-7621(02)00065-6","type":"journal-article","created":{"date-parts":[[2002,10,11]],"date-time":"2002-10-11T04:46:03Z","timestamp":1034311563000},"page":"49-57","source":"Crossref","is-referenced-by-count":1,"title":["Interface synthesis between software chip model and target board"],"prefix":"10.1016","volume":"48","author":[{"given":"Seungjong","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ando","family":"Ki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"In-Cheol","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong-Min","family":"Kyung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"12 December","key":"10.1016\/S1383-7621(02)00065-6_BIB1","article-title":"C-based SoC design flow and EDA tools: an ASIC and system vendor perspective","volume":"19","author":"Wakabayashi","year":"2000","journal-title":"IEEE Tr. CAD"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB2","unstructured":"C.J. Park, S. Lee, B.I. Park, H. Choi, J.G. Lee, Y.I. Kim, M.K. Jung I.C. Park, C.M. Kyung, Early in-system verification of behavioral chip models, in: Proceedings of High-Level Design Verification and Testing, 1999"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB3","doi-asserted-by":"crossref","unstructured":"N. Kim, H. Choi, S. Lee, S. Lee, I.C. Park, C.M. Kyung, Virtual chip: making functional models work on real target system, in: Proceedings of Design Automation Conference, 1998","DOI":"10.1145\/277044.277084"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB4","doi-asserted-by":"crossref","unstructured":"B. Clement, R. Hersenmeule, E. Lantreibecq, B. Ramanadin, P. Coulomb, F. Pogodalla, Fast prototyping: a system design flow applied to a complex system-on-chip multiprocessor design, in: Proceedings of Design Automation Conference, 1999","DOI":"10.1145\/309847.309971"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB5","doi-asserted-by":"crossref","unstructured":"J. Bauer, M. Bershteyn, I. Kaplan, P. Vyedin, A reconfigurable logic machine for fast event-driven simulation, in: Proceedings of Design Automation Conference, 1998","DOI":"10.1145\/277044.277214"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB6","doi-asserted-by":"crossref","unstructured":"A. Rajawat, M. Balakrishnan, A. Kumar, Interface synthesis: issues and approaches, in: Proceedings of VLSI Design, 2000","DOI":"10.1109\/ICVD.2000.812590"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB7","doi-asserted-by":"crossref","unstructured":"P. Chou, R. Ortega, G. Borriello, Synthesis of the HW\/SW interface in microcontroller-based systems, in: Proceedings of International Conference on Computer-Aided Design, 1992","DOI":"10.1109\/ICCAD.1992.279322"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB8","doi-asserted-by":"crossref","unstructured":"A. Basu, R.S. Mitra, P. Marwedel, Interface synthesis for embedded applications in a codesign environment, in: Proceedings of VLSI Design, 1998","DOI":"10.1109\/ICVD.1998.646583"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB9","doi-asserted-by":"crossref","unstructured":"W. Wolf, Hardware-software co-design of embedded systems, in: Proceedings of the IEEE, July, 1994","DOI":"10.1109\/5.293155"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB10","doi-asserted-by":"crossref","unstructured":"B. Svantesson, S. Kumar, A. Hemani, A methodology and algorithms for efficient interprocess communication synthesis from system description in SDL, in: Proceedings of VLSI Design, 1998","DOI":"10.1109\/ICVD.1998.646582"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB11","doi-asserted-by":"crossref","unstructured":"L. Guerra, J. Fitzner, D. Talukdar, C. Schlager, B. Tabbara, V. Zivojnovic, Cycle and phase accurate DSP modeling and integration for HW\/SW co-verification, in: Proceedings of Design Automation Conference, 1999","DOI":"10.1145\/309847.310107"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB12","unstructured":"MAS3507D MPEG 1\/2 layer 2\/3 audio decoder manual, Macronas Intermetall, 1998"},{"key":"10.1016\/S1383-7621(02)00065-6_BIB13","unstructured":"MPEG-1 and MPEG-2 audio draft software, Universitaet Hannover, ftp:\/\/ftp.tnt.uni-hannover.de\/pub\/MPEG\/audio"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762102000656?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762102000656?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,5]],"date-time":"2020-03-05T14:22:02Z","timestamp":1583418122000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762102000656"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":13,"journal-issue":{"issue":"1-3","published-print":{"date-parts":[[2002,9]]}},"alternative-id":["S1383762102000656"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(02)00065-6","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}