{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T16:38:04Z","timestamp":1693845484932},"reference-count":31,"publisher":"Elsevier BV","issue":"1-3","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1016\/s1383-7621(02)00066-8","type":"journal-article","created":{"date-parts":[[2002,10,8]],"date-time":"2002-10-08T18:18:26Z","timestamp":1034101106000},"page":"59-80","source":"Crossref","is-referenced-by-count":6,"title":["Design and analysis of static memory management policies for CC-NUMA multiprocessors"],"prefix":"10.1016","volume":"48","author":[{"given":"Ravishankar","family":"Iyer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hujun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laxmi Narayan","family":"Bhuyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/S1383-7621(02)00066-8_BIB1","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/118544.118546","article-title":"Experimental comparisons of memory management policies for NUMA multiprocessors","volume":"9","author":"Larowe","year":"1991","journal-title":"ACM Transactions on Computer Systems"},{"issue":"8","key":"10.1016\/S1383-7621(02)00066-8_BIB2","doi-asserted-by":"crossref","first-page":"1154","DOI":"10.1109\/12.30869","article-title":"Dynamic page migration in multiprocessors with distributed global memory","volume":"c-38","author":"Scheurich","year":"1989","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB3","series-title":"Proceedings of the 11th International Conference on Distributed Computing Systems, Arlington, TX","first-page":"500","article-title":"Critical factors in NUMA memory management","author":"Ramanathan","year":"1991"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB4","series-title":"Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, Santa Clara, CA","first-page":"212","article-title":"NUMA policies and their relationship to memory architecture","author":"Bolosky","year":"1991"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB5","series-title":"Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, MA","first-page":"279","article-title":"Operating system support for improving data locality on CC-NUMA computer servers","author":"Verghese","year":"1996"},{"issue":"3","key":"10.1016\/S1383-7621(02)00066-8_BIB6","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/71.841740","article-title":"Impact of CC-NUMA memory management policies on the application performance of multistage switching network","volume":"11","author":"Bhuyan","year":"2000","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"5","key":"10.1016\/S1383-7621(02)00066-8_BIB7","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/TC.1978.1675122","article-title":"Theoretical limitations on the efficient use of parallel memories","volume":"c-27","author":"Shapiro","year":"1978","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"10.1016\/S1383-7621(02)00066-8_BIB8","doi-asserted-by":"crossref","DOI":"10.1109\/71.80188","article-title":"Block, multistride vector, and FFT accesses in parallel memory systems","volume":"2","author":"Harper","year":"1991","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"6","key":"10.1016\/S1383-7621(02)00066-8_BIB9","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1109\/71.506698","article-title":"Multiskewing\u2013\u2013a noval technique for optimal parallel memory access","volume":"7","author":"Deb","year":"1996","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB10","doi-asserted-by":"crossref","unstructured":"M.A. Trenas, J. Lopez, F. Arguello, E.L. Zapata, A memory system supporting the efficient SIMD computation of the two dimensional DWT, in: Proceedings of International Conference on Acoustics, Speech, and Signal Processing, Seattle, WA, May 1998","DOI":"10.1109\/ICASSP.1998.681739"},{"issue":"5","key":"10.1016\/S1383-7621(02)00066-8_BIB11","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/TC.1982.1676020","article-title":"The prime memory system for array access","volume":"c-31","author":"Lawrie","year":"1982","journal-title":"IEEE Transactions on Computers"},{"issue":"12","key":"10.1016\/S1383-7621(02)00066-8_BIB12","doi-asserted-by":"crossref","first-page":"1411","DOI":"10.1109\/12.260632","article-title":"Introducing a new cache design into vector computers","volume":"c-42","author":"Yang","year":"1993","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"10.1016\/S1383-7621(02)00066-8_BIB13","first-page":"331","article-title":"A comparative analysis of cache designs for vector processing","volume":"c-40","author":"Sun","year":"1999","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"10.1016\/S1383-7621(02)00066-8_BIB14","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/2.19830","article-title":"Performance of multiprocessor interconnection networks","volume":"22","author":"Bhuyan","year":"1989","journal-title":"IEEE Computer Magazine"},{"issue":"2","key":"10.1016\/S1383-7621(02)00066-8_BIB15","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1109\/71.127260","article-title":"Virtual channel flow control","volume":"3","author":"Dally","year":"1992","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"1","key":"10.1016\/S1383-7621(02)00066-8_BIB16","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/71.569657","article-title":"Performance of multistage bus networks for a distributed shared memory multiprocessor","volume":"8","author":"Bhuyan","year":"1997","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"3","key":"10.1016\/S1383-7621(02)00066-8_BIB17","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1109\/71.914770","article-title":"An analytical model of adaptive wormhole routing in hypercubes in the presence of hot spot traffic","volume":"12","author":"Ould-Khaoua","year":"2001","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"7","key":"10.1016\/S1383-7621(02)00066-8_BIB18","doi-asserted-by":"crossref","first-page":"623","DOI":"10.1109\/12.936230","article-title":"Analytical modelling of wormhole-routed k-ary n-cubes in the presence of hot-spot traffic","volume":"c-50","author":"Sarbazi-Azad","year":"2001","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB19","series-title":"Proceedings of the ACM International Conference on Supercomuting, Philadelphia, PA","first-page":"253","article-title":"Evaluating virtual channels for cache coherent shared memory multiprocessors","author":"Kumar","year":"1996"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB20","series-title":"Proceedings of IPPS\/SPDP'98, Orlando, FL","first-page":"466","article-title":"Impact of switch design on the application performance of cache-coherent multiprocessors","author":"Bhuyan","year":"1998"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB21","series-title":"Proceedings of ACM International Conference on Supercomuting, Rhodes, Greece","first-page":"202","article-title":"Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity","author":"Martinez","year":"1999"},{"issue":"4","key":"10.1016\/S1383-7621(02)00066-8_BIB22","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1109\/71.588598","article-title":"The performance of the cedar multistage switching network","volume":"8","author":"Torrellas","year":"1994","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB23","doi-asserted-by":"crossref","unstructured":"E.A. Brewer, C.N. Dellarocas, A. Colbrook, W.E. Weihl, PROTEUS: A High-Performance Parallel-Architecture Simulator, Technical Report MIT\/LCS\/TR-516, Massachusetts Institute of Technology, Cambridge, MA, September 1991","DOI":"10.21236\/ADA241343"},{"issue":"12","key":"10.1016\/S1383-7621(02)00066-8_BIB24","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","article-title":"A new solution to coherence problems in multicache systems","volume":"c-27","author":"Censier","year":"1978","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"10.1016\/S1383-7621(02)00066-8_BIB25","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/71.205652","article-title":"The DASH prototype: logic overhead and performance","volume":"4","author":"Lenoski","year":"1993","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB26","unstructured":"G.Astfalk and T.Brewer, An Overview of the HP\/Convex Exemplar Hardware, Available from <http:\/\/www.convex.com\/tech_cache\/ps\/hw_ov.ps>"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB27","series-title":"Proceedings of the 24th Annual International Symposium on Computer Architecture, Denver,CO","first-page":"241","article-title":"The SGI origin: A ccNUMA highly scalable server","author":"Laudon","year":"1997"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB28","series-title":"Proceedings of Symposium on High Performance Interconnects (Hot Interconnects 4), Palo Alto, CA","first-page":"141","article-title":"Scalable pipelined interconnect for distributed endpoint routing: the SGI SPIDER chip","author":"Galles","year":"1996"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB29","series-title":"Proceedings of Symposium on High Performance Interconnects (Hot Interconnects 4), Palo Alto, CA","first-page":"157","article-title":"Cavallino: The teraflops router and NIC","author":"Carbonaro","year":"1996"},{"issue":"1","key":"10.1016\/S1383-7621(02)00066-8_BIB30","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH: Stanford parallel applications for shared-memory","volume":"20","author":"Singh","year":"1992","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/S1383-7621(02)00066-8_BIB31","series-title":"Proceedings of the Third International Symposium on High-Performance Computer Architecture, San Antonio, TX","first-page":"310","article-title":"Toward a communication characterization methodology for parallel applications","author":"Chodnekar","year":"1997"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762102000668?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762102000668?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,10]],"date-time":"2019-04-10T02:30:08Z","timestamp":1554863408000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762102000668"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":31,"journal-issue":{"issue":"1-3","published-print":{"date-parts":[[2002,9]]}},"alternative-id":["S1383762102000668"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(02)00066-8","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}