{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T01:55:30Z","timestamp":1648864530731},"reference-count":24,"publisher":"Elsevier BV","issue":"4-5","license":[{"start":{"date-parts":[[2002,12,1]],"date-time":"2002-12-01T00:00:00Z","timestamp":1038700800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2002,12]]},"DOI":"10.1016\/s1383-7621(02)00122-4","type":"journal-article","created":{"date-parts":[[2002,12,2]],"date-time":"2002-12-02T20:06:36Z","timestamp":1038859596000},"page":"137-149","source":"Crossref","is-referenced-by-count":0,"title":["Increasing hardware data prefetching performance using the second-level cache"],"prefix":"10.1016","volume":"48","author":[{"given":"Nathalie","family":"Drach","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Luc","family":"B\u00e9chennec","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Temam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/S1383-7621(02)00122-4_BIB1","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/40.372349","article-title":"Superscalar instruction execution in the 21164 Alpha microprocessor","volume":"15","author":"Edmondson","year":"1995","journal-title":"IEEE Micro"},{"issue":"2","key":"10.1016\/S1383-7621(02)00122-4_BIB2","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1145\/358923.358939","article-title":"Data prefetch mechanisms","volume":"32","author":"Vanderwiel","year":"2000","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB3","doi-asserted-by":"crossref","unstructured":"J.-L. B\u00e9chennec, ASF: a teaching and research object-oriented simulation tool for computer architecture design and performance evaluation, in: Workshop on Computer Architecture Education of the 25th Annual International Symposium on Computer Architecture, June, 1998","DOI":"10.1145\/1275182.1275200"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB4","unstructured":"A. Eustace, A. Srivastava, ATOM: a flexible interface for building high performance program analysis tools, in: Proceedings of the Winter 1995 USENIX Technical Conference on UNIX and Advanced Computing Systems, January, 1995, pp. 303\u2013314"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB5","doi-asserted-by":"crossref","unstructured":"J.-L. Baer, T-F. Chen, An effective on-chip preloading scheme to reduce data access penalty, in: Proceedings of Supercomputing, November, 1991, pp. 176\u2013186","DOI":"10.1145\/125826.125932"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB6","doi-asserted-by":"crossref","unstructured":"D. Burger, J.R. Goodman, A. K\u00e4gi, Memory bandwidth limitations of future microprocessors, in: Proceedings of the 23th International Symposium on Computer Architecture, May, 1996, pp. 78\u201389","DOI":"10.1145\/232973.232983"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB7","doi-asserted-by":"crossref","unstructured":"D. Callahan, K. Kennedy, A. Porterfield, Software prefetching, in: Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems, April, 1991, pp. 40\u201352","DOI":"10.1145\/106972.106979"},{"issue":"3","key":"10.1016\/S1383-7621(02)00122-4_BIB8","article-title":"Prefetching and memory system behavior of the SPEC95 benchmark suite","volume":"41","author":"Charney","year":"1997","journal-title":"IBM Journal Research and Devolpment"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB9","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/12.381947","article-title":"Effective hardware-based data prefetching for high performance processors","author":"Chen","year":"1995","journal-title":"IEEE Transactions on Electronic Computers"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB10","doi-asserted-by":"crossref","unstructured":"J.D. Collins, D.M. Tullsen, Hardware identification of cache conflict misses, in: Proceedings of the 32nd Annual International Symposium on Microarchitecture, November, 1999, pp. 126\u2013135","DOI":"10.1109\/MICRO.1999.809450"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB11","unstructured":"C. Ding, K. Kennedy, The memory bandwidth bottleneck and its amelioration by a compiler, in: Proceedings of the 14th Parallel and Distributed Processing Symposium, May, 2000"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB12","doi-asserted-by":"crossref","unstructured":"N. Drach, Hardware implementation issues of data prefetching, in: Proceedings of the International Conference on Supercomputing, July, 1995, pp. 245\u2013254","DOI":"10.1145\/224538.224568"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB13","doi-asserted-by":"crossref","unstructured":"J.W.C. Fu, J.H. Patel, B.L. Janssens, Stride directed prefetching in scalar processors, in: Proceedings of the 25th Annual International Symposium of Microarchitecture, December, 1992, pp. 102\u2013110","DOI":"10.1109\/MICRO.1992.697004"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB14","unstructured":"MPC7400 PowerPC microprocessors, Technical Report by Motorola, 1998"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB15","unstructured":"Intel Pentium 4 processor optimization, Reference Manual, 1999"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB16","unstructured":"Pentium processor family developer\u2019s manual, 1997"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB17","doi-asserted-by":"crossref","unstructured":"Y. Jegou, O. Temam, Speculative prefetching, in: Proceedings of the International Conference on Supercomputing, July, 1993, pp. 57\u201366","DOI":"10.1145\/165939.165954"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB18","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, in: Proceedings of the 17th International Symposium on Computer Architecture, May, 1990, pp. 364\u2013373","DOI":"10.1145\/325096.325162"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB19","doi-asserted-by":"crossref","unstructured":"T. Mowry, M. Lam, A. Gupta, Design and evaluation of a compiler algorithm for prefetching, in: Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, October, 1992, pp. 62\u201373","DOI":"10.1145\/143365.143488"},{"issue":"March","key":"10.1016\/S1383-7621(02)00122-4_BIB20","article-title":"Performance impact of the L2 contention on out-of-order execution superscalar processors","author":"Seznec","year":"1997","journal-title":"IEEE TCCA Newsletter"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB21","doi-asserted-by":"crossref","unstructured":"T. Sherwood, S. Sair, B. Calder, Predictor-directed stream buffers, in: Proceedings of the 33th Annual International Symposium of Microarchitecture, December, 2000, pp. 42\u201353","DOI":"10.1145\/360128.360135"},{"issue":"3","key":"10.1016\/S1383-7621(02)00122-4_BIB22","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB23","unstructured":"SPEC CPU\u201995, Standard Performance Evaluation Corporation, Technical Manual, 1995"},{"key":"10.1016\/S1383-7621(02)00122-4_BIB24","doi-asserted-by":"crossref","unstructured":"K.S. McKinley, O. Temam, A quantitative analysis of loop nest locality, in: Proceedings of the 7th International Conference on Architectural Support for Programming Languages nd Operating Systems, October, 1996, pp. 94\u2013104","DOI":"10.1145\/237090.237161"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762102001224?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762102001224?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,11]],"date-time":"2020-03-11T12:44:31Z","timestamp":1583930671000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762102001224"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,12]]},"references-count":24,"journal-issue":{"issue":"4-5","published-print":{"date-parts":[[2002,12]]}},"alternative-id":["S1383762102001224"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(02)00122-4","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2002,12]]}}}