{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T17:10:02Z","timestamp":1734023402041,"version":"3.30.2"},"reference-count":45,"publisher":"Elsevier BV","issue":"13-15","license":[{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,5]]},"DOI":"10.1016\/s1383-7621(03)00040-7","type":"journal-article","created":{"date-parts":[[2003,5,13]],"date-time":"2003-05-13T01:09:24Z","timestamp":1052788164000},"page":"429-452","source":"Crossref","is-referenced-by-count":2,"title":["Highly accurate and efficient evaluation of randomising set index functions"],"prefix":"10.1016","volume":"48","author":[{"given":"Hans","family":"Vandierendonck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"De Bosschere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00040-7_BIB1","unstructured":"M. Schlansker, R. Shaw, S. Sivaramakrishnan, Randomization and associativity in the design of placement-insensitive caches, Technical Report, HPL-93-41, HP Laboratories, June 1993"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB2","doi-asserted-by":"crossref","unstructured":"N. Topham, A. Gonz\u00e1lez, J. Gonz\u00e1lez, The design and performance of a conflict-avoiding cache, in: Proceedings of the 30th Annual International Symposium on Microarchitecture, 1997, pp. 71\u201380","DOI":"10.1109\/MICRO.1997.645799"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB3","doi-asserted-by":"crossref","unstructured":"A. Seznec, A case for two-way skewed associative caches, in: Proceedings of the 20th Annual International Symposium on Computer Architecture, 1993, pp. 169\u2013178","DOI":"10.1145\/165123.165152"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB4","unstructured":"M. Papermaster et al., POWER3: next generation 64-bit PowerPC processor design, October 1998. Available at: <URL http:\/\/www.rs6000.ibm.com\/resource\/technology\/power3wp.pdf>"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB5","doi-asserted-by":"crossref","unstructured":"J.A. Rivers, E.S. Tam, G.S. Tyson, E.S. Davidson, M. Farrens, Utilizing reuse information in data cache management, in: ICS\u201998, Proceedings of the 1998 International Conference on Supercomputing, 1998, pp. 449\u2013456","DOI":"10.1145\/277830.277941"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB6","doi-asserted-by":"crossref","unstructured":"T.L. Johnson, W.-m.W. Hwu, Run-time adaptive cache hierarchy management via reference analysis, in: Proceedings of the 24th Annual International Symposium on Computer Architecture, 1997, pp. 315\u2013326","DOI":"10.1145\/264107.264213"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB7","doi-asserted-by":"crossref","unstructured":"G. Tyson, M. Farrens, J. Matthews, A.R. Pleszkun, A modified approach to data cache management, in: Proceedings of the 28th Annual International Symposium on Microarchitecture, 1995, pp. 93\u2013103","DOI":"10.1109\/MICRO.1995.476816"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB8","doi-asserted-by":"crossref","unstructured":"A. Agarwal, S.D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct mapped caches, in: Proceedings of the 20th Annual International Symposium on Computer Architecture, 1993, pp. 179\u2013190","DOI":"10.1145\/165123.165153"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB9","doi-asserted-by":"crossref","unstructured":"B. Calder, D. Grunwald, J. Emer, Predictive sequential associative cache, in: 2nd International Symposium on High Performance Computer Architecture, 1996, pp. 244\u2013253","DOI":"10.1109\/HPCA.1996.501190"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB10","doi-asserted-by":"crossref","unstructured":"K.B. Theobald, H.H.J. Hum, G.R. Gao, A design framework for hybrid-access caches, in: Proceedings of the 1st International Symposium on High Performance Computer Architecture, 1995, pp. 144\u2013153","DOI":"10.1109\/HPCA.1995.386547"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB11","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Technical Report, WRL Technical Note TN-14, Western Research Laboratory, March 1990","DOI":"10.1109\/ISCA.1990.134547"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB12","doi-asserted-by":"crossref","unstructured":"V. Agarwal, M. Hrishikesh, S. Keckler, D. Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, in: Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000, pp. 248\u2013259","DOI":"10.1145\/339647.339691"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB13","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/2.16187","article-title":"A case for direct-mapped caches","author":"Hill","year":"1988","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB14","unstructured":"S.J.E. Wilton, N.E. Jouppi, An enhanced access and cycle time model for on-chip caches, Technical Report, 93\/5, Western Research Laboratory, July 1994"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB15","unstructured":"M. Zhang, K. Asanovi\u0107, Highly-associative caches for low-power processors, in: Kool Chips Workshop, 33rd International Symposium on Microarchitecture, 2000"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB16","first-page":"67","article-title":"pointer-based data structures cache conscious","author":"Chilimbi","year":"2000","journal-title":"IEEE Computer"},{"issue":"2","key":"10.1016\/S1383-7621(03)00040-7_BIB17","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/12.752657","article-title":"Improving cache locality by a combination of loop and data transformations","volume":"48","author":"Kandemir","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB18","doi-asserted-by":"crossref","unstructured":"D. Truong, F. Bodin, A. Seznec, Improving cache behaviour of dynamically allocated data structures, in: Conference on Parallel Architecture and Compilation Techniques, 1998, pp. 322\u2013329","DOI":"10.1109\/PACT.1998.727268"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB19","doi-asserted-by":"crossref","unstructured":"A. Gonz\u00e1lez, M. Valero, N. Topham, J. Parcerisa, Eliminating cache conflict misses through XOR-based placement functions, in: ICS\u201997, Proceedings of the 1997 International Conference on Supercomputing, 1997, pp. 76\u201383","DOI":"10.1145\/263580.263599"},{"issue":"2","key":"10.1016\/S1383-7621(03)00040-7_BIB20","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1109\/12.752660","article-title":"Randomized cache placement for eliminating conflicts","volume":"48","author":"Topham","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB21","unstructured":"H. Vandierendonck, K. De Bosschere, Evaluation of the performance of polynomial set index functions, in: WDDD: Workshop on Duplicating, Deconstructing and Debunking, held in conjunction with the 29th International Symposium on Computer Architecture (ISCA-29), 2002, pp. 31\u201341"},{"issue":"2","key":"10.1016\/S1383-7621(03)00040-7_BIB22","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/TSE.1978.231482","article-title":"A comparative study of set associative memory mapping algorithms and their use for cache and main memory","volume":"SE-4","author":"Smith","year":"1978","journal-title":"IEEE Transactions on Software Engineering"},{"issue":"3","key":"10.1016\/S1383-7621(03)00040-7_BIB23","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB24","doi-asserted-by":"crossref","unstructured":"H. Vandierendonck, K. De Bosschere, Efficient profile-based evaluation of randomising set index functions for cache memories, in: 2nd International Symposium on Performance Analysis of Systems and Software, 2001, pp. 120\u2013127","DOI":"10.1109\/ISPASS.2001.990687"},{"issue":"2","key":"10.1016\/S1383-7621(03)00040-7_BIB25","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1145\/63404.63407","article-title":"An analytical cache model","volume":"7","author":"Agarwal","year":"1989","journal-title":"ACM Transactions on Computer Systems"},{"issue":"12","key":"10.1016\/S1383-7621(03)00040-7_BIB26","doi-asserted-by":"crossref","first-page":"1612","DOI":"10.1109\/12.40842","article-title":"Evaluating associativity in CPU caches","volume":"38","author":"Hill","year":"1989","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB27","doi-asserted-by":"crossref","unstructured":"R.A. Sugumar, S.G. Abraham, Efficient simulation of caches under optimal replacement with applications to miss characterization, in: SIGMETRICS\u201993. Proceedings of the the 1993 ACM Conference on Measurement and Modeling of Computer Systems, 1993, pp. 24\u201335","DOI":"10.1145\/166955.166974"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB28","doi-asserted-by":"crossref","unstructured":"B.R. Rau, Pseudo-randomly interleaved memory, in: Proceedings of the 18th Annual International Symposium on Computer Architecture, 1991, pp. 74\u201383","DOI":"10.1145\/115952.115961"},{"issue":"4","key":"10.1016\/S1383-7621(03)00040-7_BIB29","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1145\/29868.32979","article-title":"Footprints in the cache","volume":"5","author":"Thi\u00e9baut","year":"1987","journal-title":"ACM Transactions on Computer Systems"},{"year":"1999","series-title":"Practical Non-Parametric Statistics","author":"Conover","key":"10.1016\/S1383-7621(03)00040-7_BIB30"},{"year":"1963","series-title":"Statistics","author":"Hays","key":"10.1016\/S1383-7621(03)00040-7_BIB31"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB32","unstructured":"A. Gonz\u00e1lez, M. Valero, N. Topham, J. Parcerisa, On the effectiveness of XOR-mapping schemes for cache memories, Technical Report, UPC-CEPBA-1996-14, Universitat Polit\u00e8cnica de Catalunya, 1996"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB33","unstructured":"D. Burger, T.M. Austin, S. Bennett, Evaluating future microprocessors: the simple scalar tool set, Technical Report, Computer Sciences Department, University of Wisconsin-Madison, July 1996"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB34","doi-asserted-by":"crossref","unstructured":"M.S. Lam, E.E. Rothberg, M.E. Wolf, The cache performance and optimizations of blocked algorithms, in: Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 1991, pp. 63\u201374","DOI":"10.1145\/106972.106981"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB35","doi-asserted-by":"crossref","unstructured":"F. Bodin, A. Seznec, Skewed associativity enhances performance predictability, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture, 1995, pp. 265\u2013274","DOI":"10.1145\/223982.224437"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB36","unstructured":"J.M. Frailong, W. Jalby, J. Lenfant, XOR-schemes: a flexible data organization in parallel memories, in: Proceedings of the 1985 International Conference on Parallel Processing, 1985, pp. 276\u2013283"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB37","doi-asserted-by":"crossref","unstructured":"T.-c. Chiueh, R.H. Katz, Eliminating the address translation bottleneck for physical address cache, in: Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, pp. 137\u2013148","DOI":"10.1145\/143365.143501"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB38","unstructured":"X. Qiu, M. Dubois, Towards virtually-addressed memory hierarchies, in: Proceedings of the 7th International Symposium on High Performance Computer Architecture, 2001, pp. 51\u201362"},{"issue":"7","key":"10.1016\/S1383-7621(03)00040-7_BIB39","doi-asserted-by":"crossref","first-page":"811","DOI":"10.1109\/12.256450","article-title":"A model of workloads and its use in miss-rate prediction for fully associative caches","volume":"41","author":"Singh","year":"1992","journal-title":"IEEE Transactions on Computers"},{"issue":"7","key":"10.1016\/S1383-7621(03)00040-7_BIB40","doi-asserted-by":"crossref","first-page":"1012","DOI":"10.1109\/12.30852","article-title":"On the fractal dimension of computer programs and its application to the prediction of cache miss ratio","volume":"28","author":"Thi\u00e9baut","year":"1988","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"10.1016\/S1383-7621(03)00040-7_BIB41","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1145\/183019.183047","article-title":"Cache interference phenomena","volume":"22","author":"Temam","year":"1994","journal-title":"ACM SIGMETRICS Performance Evaluation Review"},{"issue":"10","key":"10.1016\/S1383-7621(03)00040-7_BIB42","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/12.805152","article-title":"Analytical modeling of set-associative cache behaviour","volume":"48","author":"Harper","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB43","doi-asserted-by":"crossref","unstructured":"C. Young, N. Gloy, M. Smith, A comparative analysis of schemes for correlated branch prediction, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture, 1995, pp. 276\u2013286","DOI":"10.1145\/223982.224438"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB44","doi-asserted-by":"crossref","unstructured":"B. Goeman, H. Vandierendonck, K. De Bosschere, Differential FCM: increasing value prediction accuracy by improving table usage efficiency, in: Proceedings of the 7th International Symposium on High Performance Computer Architecture, 2001, pp. 207\u2013216","DOI":"10.1109\/HPCA.2001.903264"},{"key":"10.1016\/S1383-7621(03)00040-7_BIB45","unstructured":"H. Vandierendonck, K. De Bosschere, On null spaces and their application to model randomisation and interleaving in cache memories, Technical Report, DG02-02, Ghent University, Department of Electronics and Information Systems, July 2002"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000407?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000407?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T16:39:56Z","timestamp":1734021596000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000407"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,5]]},"references-count":45,"journal-issue":{"issue":"13-15","published-print":{"date-parts":[[2003,5]]}},"alternative-id":["S1383762103000407"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00040-7","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2003,5]]}}}