{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,30]],"date-time":"2022-12-30T07:32:52Z","timestamp":1672385572901},"reference-count":30,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1016\/s1383-7621(03)00042-0","type":"journal-article","created":{"date-parts":[[2003,5,19]],"date-time":"2003-05-19T18:05:06Z","timestamp":1053367506000},"page":"33-52","source":"Crossref","is-referenced-by-count":3,"title":["Multiple-path execution for chip multiprocessors"],"prefix":"10.1016","volume":"49","author":[{"given":"Matthew C.","family":"Chidester","sequence":"first","affiliation":[]},{"given":"Alan D.","family":"George","sequence":"additional","affiliation":[]},{"given":"Matthew A.","family":"Radlinski","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00042-0_BIB1","doi-asserted-by":"crossref","unstructured":"P. Ahuja, K. Skadron, M. Martonosi, D. Clark, Multipath execution: opportunities and limits, in: Proceedings of the 1998 International Conference on Supercomputing, June 1998, pp. 101\u2013108","DOI":"10.1145\/277830.277854"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB2","doi-asserted-by":"crossref","unstructured":"D. August, D. Connors, S. Mahlke, J. Sias, K. Crozier, B. Cheng, P. Eaton, Q. Olaniran, W. Hwu, Integrated predicated and speculative execution in the IMPACT EPIC architecture, in: Proceedings of the 25th International Symposium on Computer Architecture, July 1998, pp. 227\u2013237","DOI":"10.1109\/ISCA.1998.694777"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB3","doi-asserted-by":"crossref","unstructured":"D. Burger, T. Austin, The SimpleScalar tool set, version 2.0, Technical Report TR-1342, University of Wisconsin-Madison Computer Sciences Department, June 1997","DOI":"10.1145\/268806.268810"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB4","doi-asserted-by":"crossref","unstructured":"L. Codrescu, M. Deb-Pant, T. Taha, J. Eble, S. Wills, J. Meindl, Exploring microprocessor architectures for gigascale integration, in: Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI 1999, pp. 242\u2013255","DOI":"10.1109\/ARVLSI.1999.756052"},{"issue":"1","key":"10.1016\/S1383-7621(03)00042-0_BIB5","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/12.902753","article-title":"Architecture of the Atlas chip-multiprocessor: dynamically parallelizing irregular applications","volume":"50","author":"Codrescu","year":"2001","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"10.1016\/S1383-7621(03)00042-0_BIB6","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/12.509907","article-title":"ARB: A hardware mechanism for dynamic memory disambiguation","volume":"45","author":"Franklin","year":"1996","journal-title":"IEEE Transactions on Computers"},{"issue":"9","key":"10.1016\/S1383-7621(03)00042-0_BIB7","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/2.612253","article-title":"A single-chip multiprocessor","volume":"30","author":"Hammond","year":"1997","journal-title":"IEEE Computer"},{"issue":"7","key":"10.1016\/S1383-7621(03)00042-0_BIB8","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/2.869367","article-title":"SPEC CPU2000: measuring CPU performance in the new millennium","volume":"33","author":"Henning","year":"2000","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB9","doi-asserted-by":"crossref","unstructured":"E. Jacobsen, E. Rotenberg, J. Smith, Assigning confidence to conditional branch predictions, in: Proceedings of the 29th Annual IEEE\/ACM International Symposium on Microarchitecture, December 1996, pp. 142\u2013152","DOI":"10.1109\/MICRO.1996.566457"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB10","doi-asserted-by":"crossref","unstructured":"R. Johnson, M. Schlansker, Analysis techniques for predicated code, in: Proceedings of the 29th Annual IEEE\/ACM International Symposium on Microarchitecture, December 1996","DOI":"10.1109\/MICRO.1996.566454"},{"issue":"5","key":"10.1016\/S1383-7621(03)00042-0_BIB11","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1007\/BF02699883","article-title":"Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution","volume":"25","author":"Jourdan","year":"1997","journal-title":"International Journal on Parallel Programming"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB12","unstructured":"S. Keckler, Fast thread communication and synchronization mechanisms for a scalable single chip multiprocessor, Ph.D. Thesis, Massachusetts Institute of Technology, June 1998"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB13","doi-asserted-by":"crossref","unstructured":"R. Kessler, E. McLellan, D. Webb, The Alpha 21264 microprocessor architecture, in: Proceedings of the 1998 International Conference on Computer Design: VLSI in Computers and Processors, June 1998, pp. 250\u2013259","DOI":"10.1109\/ICCD.1998.727028"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB14","doi-asserted-by":"crossref","unstructured":"A. Klauser, D. Grunwald, Instruction fetch mechanisms for multipath execution processors, in: Proceedings of the 32nd Annual IEEE\/ACM International Symposium on Microarchitecture, November 1999, pp. 38\u201347","DOI":"10.1109\/MICRO.1999.809441"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB15","doi-asserted-by":"crossref","unstructured":"A. Klauser, A. Paithankar, D. Grunwald, Selective eager execution on the PolyPath architecture, in: Proceedings of the 25th International Symposium on Computer Architecture, July 1998, pp. 250\u2013259","DOI":"10.1109\/ISCA.1998.694785"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB16","doi-asserted-by":"crossref","unstructured":"V. Krishnan, J. Torrellas, Hardware and software support for speculative execution of sequential binaries on a chip multiprocessor, in: Proceedings of the ACM 1998 International Conference on Supercomputing, June 1998, pp. 85\u201392","DOI":"10.1145\/277830.277852"},{"issue":"9","key":"10.1016\/S1383-7621(03)00042-0_BIB17","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.612250","article-title":"Superspeculative microarchitecture for beyond A.D. 2000","volume":"30","author":"Lipasti","year":"1997","journal-title":"IEEE Computer"},{"issue":"Sept.","key":"10.1016\/S1383-7621(03)00042-0_BIB18","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/2.612245","article-title":"Will physical scalability sabotage performance gains?","author":"Matzke","year":"1997","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB19","doi-asserted-by":"crossref","unstructured":"K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, K. Chung, The case for a single-chip multiprocessor, in: Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996, pp. 2\u201311","DOI":"10.1145\/237090.237140"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB20","unstructured":"J. Oplinger, D. Heine, S. Liao, B. Nayfeh, M. Lam, K. Olukotun, Software and hardware for exploiting speculative parallelism with a multiprocessor, Technical Report CSL-TR-97-715, Stanford University Computer Systems Lab, February 1997"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB21","unstructured":"C. Price, MIPS IV Instruction Set, Revision 3.1, MIPS Technologies, Inc., Mountain View, CA, January 1995"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB22","doi-asserted-by":"crossref","unstructured":"Y. Sazeides, J. Smith, The predictability of data values, in: Proceedings of the 30th Annual IEEE\/ACM International Symposium on Microarchitecture, December 1997, pp. 248\u2013258","DOI":"10.1109\/MICRO.1997.645815"},{"issue":"11","key":"10.1016\/S1383-7621(03)00042-0_BIB23","doi-asserted-by":"crossref","first-page":"1260","DOI":"10.1109\/12.811115","article-title":"Branch prediction, instruction-window size, and cache size: performance tradeoffs and simulation techniques","volume":"48","author":"Skadron","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB24","doi-asserted-by":"crossref","unstructured":"A. Sodani, G. Sohi, Dynamic instruction reuse, in: Proceedings of the 24th International Symposium on Computer Architecture, June 1997, pp. 194\u2013205","DOI":"10.1145\/264107.264200"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB25","unstructured":"The Standard Performance Evaluation Corporation, WWW Site. http:\/\/www.specbench.org, December 1996"},{"issue":"1","key":"10.1016\/S1383-7621(03)00042-0_BIB26","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","article-title":"An efficient algorithm for exploiting multiple arithmetic units","volume":"11","author":"Tomasulo","year":"1967","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB27","doi-asserted-by":"crossref","unstructured":"A. Uht, V. Sindagi, Disjoint eager execution: an optimal form of speculative execution, in: Proceedings of the 28th Annual IEEE\/ACM International Symposium on Microarchitecture, December 1995, pp. 313\u2013325","DOI":"10.1109\/MICRO.1995.476841"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB28","unstructured":"D. Wall, Limits of instruction-level parallelism, Technical Report 93\/9, Digital Western Research Laboratory, November 1993"},{"key":"10.1016\/S1383-7621(03)00042-0_BIB29","doi-asserted-by":"crossref","unstructured":"S. Wallace, B. Calder, D. Tullsen, Threaded multiple path execution, in: Proceedings of the 25th International Symposium on Computer Architecture, June 1998, pp. 238\u2013249","DOI":"10.1109\/ISCA.1998.694778"},{"issue":"2","key":"10.1016\/S1383-7621(03)00042-0_BIB30","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/40.491460","article-title":"The MIPS R10000 superscalar microprocessor","volume":"16","author":"Yeager","year":"1996","journal-title":"IEEE Micro"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000420?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000420?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,21]],"date-time":"2019-03-21T10:23:47Z","timestamp":1553163827000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000420"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":30,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2003,7]]}},"alternative-id":["S1383762103000420"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00042-0","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2003,7]]}}}