{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T13:25:08Z","timestamp":1761312308328,"version":"build-2065373602"},"reference-count":36,"publisher":"Elsevier BV","issue":"4-6","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s1383-7621(03)00065-1","type":"journal-article","created":{"date-parts":[[2003,7,16]],"date-time":"2003-07-16T12:18:16Z","timestamp":1058357896000},"page":"193-210","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":10,"title":["Performance of reconfigurable architectures for image-processing applications"],"prefix":"10.1016","volume":"49","author":[{"given":"Domingo","family":"Benitez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00065-1_BIB1","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1016\/S1383-7621(96)00072-0","article-title":"Modular architecture for custom-built systems oriented to real-time computer vision: application to color recognition","volume":"42","author":"Benitez","year":"1997","journal-title":"Journal of System Architecture"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB2","series-title":"Proc. ICVS\u201999","first-page":"348","article-title":"Reactive computer vision system with reconfigurable architecture","volume":"vol. 1542","author":"Ben\u0131\u0301tez","year":"1999"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB3","series-title":"Proc. FPL\u20192002","first-page":"391","article-title":"Challenges and opportunities for FPGA platforms","volume":"vol. 2438","author":"Bolsens","year":"2002"},{"year":"1996","author":"Buell","key":"10.1016\/S1383-7621(03)00065-1_BIB4"},{"year":"1998","series-title":"RC1000-PP Hardware Reference Manual","author":"Celoxica","key":"10.1016\/S1383-7621(03)00065-1_BIB5"},{"year":"1998","series-title":"Handel-C Language Reference Manual","author":"Celoxica","key":"10.1016\/S1383-7621(03)00065-1_BIB6"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB7","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","article-title":"The Garp architecture and C compiler","volume":"33","author":"Callahan","year":"2000","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB8","doi-asserted-by":"crossref","unstructured":"Y. Chou, P. Pillai, H. Schmit, J.P. Shen, PipeRench implementation of the instruction path coprocessor, in: Proc. Int. Symp. Microarchitecture, 2000, pp. 147\u2013158","DOI":"10.1145\/360128.360144"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB9","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","article-title":"Reconfigurable computing: a survey of systems and software","volume":"34","author":"Compton","year":"2002","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB10","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/2.642799","article-title":"Challenges to combining general-purpose and multimedia processors","volume":"30","author":"Conte","year":"1997","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB11","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/2.612247","article-title":"How multimedia workloads will change processor design?","volume":"30","author":"Diefendorff","year":"1997","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB12","series-title":"Proc. FCCM\u201994","first-page":"172","article-title":"An FPGA-based custom coprocessor for automatic image segmentation applications","author":"Gent","year":"1994"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB13","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.839324","article-title":"PipeRench: a reconfigurable architecture and compiler","volume":"33","author":"Goldstein","year":"2000","journal-title":"IEEE Computer"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB14","series-title":"Proc. DSD\u201902","first-page":"299","article-title":"An evaluation of an FPGA run-time support system","author":"Green","year":"2002"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB15","unstructured":"R. Hartenstein, Reconfigurable computing: a new business model\u2013\u2013and its Impact on SoC Design (invited keynote), in: Int. Symp. on Digital System Design, Warzaw, Poland, September 2001"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB16","unstructured":"J.R. Hauser, Augmenting a Microprocessor with Reconfigurable Hardware, Ph.D. Thesis, University of California, Berkeley, 2000"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB17","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1007\/BF01212870","article-title":"Spyder: A SURE (Superscalar and Reconfigurable) processor","volume":"9","author":"Iseli","year":"1995","journal-title":"Journal of Supercomputing"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB18","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/31.44346","article-title":"Array architectures for block matching algorithms","volume":"36","author":"Komarek","year":"1989","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB19","series-title":"Proc. FCCM\u201999","first-page":"200","article-title":"PCI PipeRench and the SwordAPI\u2013\u2013A system for streaming-based reconfigurable computing","author":"Laufer","year":"1999"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB20","unstructured":"C. Lee, M. Potkonjak, W. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communications systems, in: Int. Symp. Microarchitecture, 1997, pp. 330\u2013335"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB21","series-title":"Proc. FCCM\u201998","first-page":"2","article-title":"A quantitative analysis of reconfigurable coprocessors for multimedia applications","author":"Miyamori","year":"1998"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB22","series-title":"Parallel Algorithms for Digital Image Processing, Computer Vision and Neural Networks","first-page":"1","article-title":"Introduction to parallel digital image processing","author":"Pitas","year":"1993"},{"year":"1991","series-title":"Digital Image Processing","author":"Pratt","key":"10.1016\/S1383-7621(03)00065-1_BIB23"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB24","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1145\/307338.300990","article-title":"Performance of image and video processing with general-purpose processors and media ISA extensions","volume":"27","author":"Ranganathan","year":"1999","journal-title":"ACM Computer Architecture News"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB25","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1145\/342001.339685","article-title":"Reconfigurable caches and their application to media processing","volume":"28","author":"Ranganathan","year":"2000","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB26","series-title":"Proc. FPL\u20192002","first-page":"79","article-title":"Field-programable custom computing machines: a taxonomy","volume":"vol. 2438","author":"Sima","year":"2002"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB27","doi-asserted-by":"crossref","unstructured":"N. Slingerland, A. Smith, Cache performance for multimedia applications, in: Proc. Int. Conf. Supercomputing, 2001, pp. 204\u2013217","DOI":"10.1145\/377792.377833"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB28","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","article-title":"MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications","volume":"49","author":"Singh","year":"2000","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB29","series-title":"Proc. FPL\u20192002","first-page":"434","article-title":"A generalized execution model for programming on reconfigurable architectures and an architecture supporting the model","volume":"vol. 2438","author":"Tanigawa","year":"2002"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB30","unstructured":"R.S. Tetrick, B. Fanning, R. Greiner, T. Huff, L. Hacking, D. Hill, S. Chennupaty, D. Koufaty, S. Palacharla, J. Rabe, M. Derr, A discussion of PC platform balance: the Intel\u00ae Pentium\u00ae 4 Processor-based platform solutions, Intel Technology Journal, 1st quarter 2001. Available from <http:\/\/www.intel.com\/technology\/itj\/q12001\/articles\/art_7.htm>"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB31","series-title":"Proc. DSD\u201901","first-page":"2","article-title":"Header compression in Handel-C\u2013\u2013an internet application and a new design language","author":"Torkelsson","year":"2001"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB32","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/79.708541","article-title":"The flexibility of configurable computing","volume":"15","author":"Villasenor","year":"1998","journal-title":"IEEE Signal Processing Magazine"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB33","series-title":"Proc. FPL\u20192001","first-page":"275","article-title":"The MOLEN \u03c1\u03bc-coded processor","volume":"vol. 2147","author":"Vassiliadis","year":"2001"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB34","unstructured":"Xilinx, Virtex-EM FIR filter for video applications, in: Xilinx Application Note XAPP241, 2000. Available from <xilinx.com>"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB35","unstructured":"Xilinx, Virtex(TM) 2.5 V field programmable gate array, in: Virtex Product Specification, DataSource CD-ROM rev. 7 03-2002, Xilinx, 2002"},{"key":"10.1016\/S1383-7621(03)00065-1_BIB36","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1145\/342001.339687","article-title":"CHIMAERA: a high-performance architecture with tightly-coupled reconfigurable functional unit","volume":"28","author":"Ye","year":"2000","journal-title":"ACM SIGARCH Computer Architecture News"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000651?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000651?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T13:20:53Z","timestamp":1761312053000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000651"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":36,"journal-issue":{"issue":"4-6","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S1383762103000651"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00065-1","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2003,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Performance of reconfigurable architectures for image-processing applications","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S1383-7621(03)00065-1","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}