{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T22:59:48Z","timestamp":1648594788221},"reference-count":35,"publisher":"Elsevier BV","issue":"4-6","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s1383-7621(03)00066-3","type":"journal-article","created":{"date-parts":[[2003,7,16]],"date-time":"2003-07-16T12:18:16Z","timestamp":1058357896000},"page":"283-296","source":"Crossref","is-referenced-by-count":2,"title":["Evaluation of delay fault testability of LUTs for the enhancement of application-dependent testing of FPGAs"],"prefix":"10.1016","volume":"49","author":[{"given":"Andrzej","family":"Krasniewski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00066-3_BIB1","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/92.920830","article-title":"BIST-based test and diagnosis of FPGA logic blocks","volume":"9","author":"Abramovici","year":"2001","journal-title":"IEEE Trans. VLSI Syst."},{"key":"10.1016\/S1383-7621(03)00066-3_BIB2","series-title":"Proceedings of the IEEE International On-Line Testing Workshop","article-title":"BIST-based delayfault testing in FPGAs","author":"Abramovici","year":"2002"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB3","doi-asserted-by":"crossref","first-page":"434","DOI":"10.1109\/12.372035","article-title":"Test generation for path delay faults using binary decision diagrams","volume":"44","author":"Bhattacharya","year":"1995","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S1383-7621(03)00066-3_BIB4","series-title":"Proceedings of the IEEE Custom Integrated Circuits Conference","first-page":"551","article-title":"Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size","author":"Betz","year":"1997"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB5","doi-asserted-by":"crossref","first-page":"845","DOI":"10.1109\/43.511566","article-title":"Classification and identification of nonrobust untestable path delay faults","volume":"15","author":"Cheng","year":"1996","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB6","doi-asserted-by":"crossref","first-page":"1379","DOI":"10.1109\/12.545968","article-title":"Generation of high quality tests for robustly untestable path delay faults","volume":"45","author":"Cheng","year":"1996","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S1383-7621(03)00066-3_BIB7","series-title":"Proceedings of the IEEE International Test Conference","first-page":"932","article-title":"BIST-based delay path testing in FPGA architectures","author":"Harris","year":"2001"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB8","doi-asserted-by":"crossref","first-page":"1337","DOI":"10.1109\/TCAD.2002.804108","article-title":"Testing and diagnosis of interconnect faults in cluster-based FPGA architecture","volume":"21","author":"Harris","year":"2002","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB9","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1109\/92.678888","article-title":"Testing configurable LUT-based FPGA\u2019s","volume":"6","author":"Huang","year":"1998","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"January\u2013March","key":"10.1016\/S1383-7621(03)00066-3_BIB10","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/54.655181","article-title":"Universal fault diagnosis for lookup table FPGAs","author":"Inoue","year":"1998","journal-title":"IEEE Design Test of Comput."},{"key":"10.1016\/S1383-7621(03)00066-3_BIB11","series-title":"Proceedings of the 3rd On-Line Testing Workshop","first-page":"202","article-title":"BIST for PLBs of a look-up table type FPGA\u2013\u2013a comparator based BIST Technique under definite fault model","author":"Itazaki","year":"1997"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB12","series-title":"Programmable Devices and Systems","first-page":"129","article-title":"Enhancing detection of delay faults in FPGA-based circuits by transformations of LUT functions","author":"Krasniewski","year":"2000"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB13","series-title":"Proceedings of 10th International Conference Field Programmable Logic and Applications\u2013\u2013The Roadmap to Reconfigurable Computing","first-page":"675","article-title":"Exploiting reconfigurability for effective detection of delay faults in LUT-based FPGAs","volume":"vol. 1896","author":"Krasniewski","year":"2000"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB14","unstructured":"A. Krasniewski, Elimination of reconvergent fanouts in a network of LUTs for effective detection of FPGA delay faults, in: Proceedings of the IEEE Design and Diagnostics of Electronics Circuits and Systems Workshop, 2001, pp. 47\u201351"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB15","series-title":"Proceedings of the EUROMICRO Symposium on Digital Systems Design","first-page":"310","article-title":"Evaluation of delay fault testability of LUT functions for improved efficiency of FPGA testing","author":"Krasniewski","year":"2001"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB16","series-title":"Programmable Devices and Systems","first-page":"281","article-title":"Testing FPGA delay faults: it is much more complicated than it appears","author":"Krasniewski","year":"2002"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB17","series-title":"Proceedings of the 12th International Conference Field Programmable Logic and Applications\u2013\u2013Reconfigurable Computing Is Going Mainstream","first-page":"616","article-title":"Exploiting reconfigurability for effective testing of delay faults in sequential subcircuits of LUT-based FPGAs","volume":"vol. 2438","author":"Krasniewski","year":"2002"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB18","unstructured":"A. Krasniewski, M. Nowicka, Application-dependent testability of FPGA-based circuits designed using functional decomposition, in: Proceedings of the IFIP Workshop on Logic and Architecture Synthesis, 1996, pp. 167\u2013175"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB19","doi-asserted-by":"crossref","first-page":"669","DOI":"10.1109\/43.766720","article-title":"Primitive delay faults: identification, testing, and design for testability","volume":"18","author":"Krstic","year":"1999","journal-title":"IEEE Trans. CAD"},{"issue":"January\u2013March","key":"10.1016\/S1383-7621(03)00066-3_BIB20","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.655178","article-title":"Rothko: A three-dimensional FPGA","author":"Leeser","year":"1998","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/S1383-7621(03)00066-3_BIB21","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/43.363125","article-title":"Delay fault coverage, test set size, and performance trade-offs","volume":"14","author":"Lam","year":"1995","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB22","series-title":"Proceedings of the IEEE Design Automation and Test in Europe Conference","first-page":"89","article-title":"Novel technique for testing FPGAs","author":"Metra","year":"1998"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB23","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1109\/43.703823","article-title":"Design-for-testability for path delay faults in large combinational circuits using test points","volume":"17","author":"Pomeranz","year":"1998","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB24","series-title":"Proceedings of the ISCAS\u201999","first-page":"97","article-title":"Configuration self-test in FPGA-based reconfigurable systems","author":"Quddus","year":"1999"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB25","series-title":"Proceedings of the 15th VLSI Test Symposium","first-page":"230","article-title":"Test of RAM-based FPGA: methodology and application to the interconnect","author":"Renovell","year":"1997"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB26","series-title":"Proceedings of the 10th International Conference Field Programmable Logic and Applications\u2013\u2013The Roadmap to Reconfigurable Computing","first-page":"300","article-title":"A specific test methodology for symmetric SRAM-Based FPGAs","volume":"vol. 1896","author":"Renovell","year":"2000"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB27","series-title":"Proceedings of the IEEE International Test Conference","first-page":"854","article-title":"Different experiments in test generation for XILINX FPGAs","author":"Renovell","year":"2000"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB28","series-title":"Proceedings of the IEEE International Test Conference","first-page":"924","article-title":"IS-FPGA: a new symmetric FPGA architecture with implicit SCAN","author":"Renovell","year":"2001"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB29","series-title":"Proceedings of the 32nd ACM\/IEEE Design Automation Conference","first-page":"119","article-title":"Fast identification of robust dependent path delay faults","author":"Sparmann","year":"1995"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB30","series-title":"Proceedings 14th VLSI Test Symposium","first-page":"387","article-title":"Built-in self-test of logic blocks in FPGAs (finally, a free lunch: BIST without overhead!)","author":"Stroud","year":"1996"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB31","series-title":"Proceedings of IEEE International Test Conference","first-page":"539","article-title":"BIST-based diagnostics of FPGA logic blocks","author":"Stroud","year":"1997"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB32","series-title":"Proceedings of the IEEE International Test Conference","first-page":"404","article-title":"Built-in self-test of FPGA Interconnect","author":"Stroud","year":"1998"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB33","series-title":"Proceedings of the IEEE International Test Conference","first-page":"795","article-title":"Novel technique for built-in self-test of FPGA Interconnects","author":"Sun","year":"2000"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB34","series-title":"Proceedings of IEEE International Test Conference","first-page":"154","article-title":"Fastpath: a path-delay test generator for standard scan designs","author":"Underwood","year":"1994"},{"key":"10.1016\/S1383-7621(03)00066-3_BIB35","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1109\/TC.1987.1676905","article-title":"Pseudorandom testing","volume":"36","author":"Wagner","year":"1987","journal-title":"IEEE Trans. Comput."}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000663?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000663?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T08:50:48Z","timestamp":1552812648000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000663"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":35,"journal-issue":{"issue":"4-6","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S1383762103000663"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00066-3","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}