{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T01:32:42Z","timestamp":1648776762611},"reference-count":20,"publisher":"Elsevier BV","issue":"4-6","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s1383-7621(03)00069-9","type":"journal-article","created":{"date-parts":[[2003,7,16]],"date-time":"2003-07-16T16:18:16Z","timestamp":1058372296000},"page":"155-175","source":"Crossref","is-referenced-by-count":6,"title":["Realization of wireless multimedia communication systems on reconfigurable platforms"],"prefix":"10.1016","volume":"49","author":[{"given":"K.","family":"Masselos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Pelkonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Cupak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Blionas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00069-9_BIB1","doi-asserted-by":"crossref","unstructured":"A. DeHon, J. Wawrzynek, Reconfigurable computing: what, why, and implications for design automation, in: Proceedings of 36th Design Automation Conference, June 1999","DOI":"10.1145\/309847.310009"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB2","unstructured":"B. Brodersen, Wireless System-on-a-Chip Design, Available from: <http:\/\/bwrc.eecs.berkeley.edu>"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB3","unstructured":"TondelayoTM 1 Baseband Product Brief. Systemonic, Inc., 100 Century Center Court, Suite 205 San Jose, CA 95112 USA"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB4","doi-asserted-by":"crossref","unstructured":"J. Thomson et al., An integrated 802.11a baseband and MAC processor, solid-state circuits conference, 2002. Digest of Technical Papers. ISSCC, 2002 IEEE International, vol. 2, 2002, pp. 92\u201393 and 414\u2013415","DOI":"10.1109\/ISSCC.2002.992137"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB5","doi-asserted-by":"crossref","unstructured":"J. Becker, T. Pionteck, M. Glesner, DReAM: Dynamically reconfigurable architecture for future mobile communication applications, FPL 2000, Villach Austria, August 2000","DOI":"10.1007\/3-540-44614-1_34"},{"issue":"11","key":"10.1016\/S1383-7621(03)00069-9_BIB6","doi-asserted-by":"crossref","first-page":"1697","DOI":"10.1109\/4.881217","article-title":"A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing","volume":"35","author":"Zhang","year":"2000","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB7","unstructured":"http:\/\/www.imec.be\/adriatic"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB8","unstructured":"Survey of existing reconfigurable capabilities, IST-2000-30049-ADRIATIC project deliverable"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB9","unstructured":"ETSI, Broadband Radio Access Networks (BRAN); HIPERLAN type 2; Physical (PHY) layer, V 1.2.1, 2000-11"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB10","unstructured":"IEEE Std 802.11a\/D7.0-1999, Part11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High Speed Physical Layer in the 5 GHz Band"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB11","unstructured":"K. Masselos, S. Blionas, T. Rautio, Reconfigurability requirements of wireless communication systems, in: IEEE Workshop on Heterogeneous Reconfigurable Systems on Chip, Chances, Application, Trends (Hamburg, Germany), April 2002"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB12","unstructured":"http:\/\/www.coware.com\/cowareN2C.html"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB13","unstructured":"http:\/\/www.cadence.com\/products\/vcc.html"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB14","doi-asserted-by":"crossref","unstructured":"G. Vanmeerbeeck, P. Schaumont, S. Vernalde, M. Engels, I. Bolsens, Hardware\/software partitioning of embedded system in OCAPI-xl, in: Proceedings of the 9th International Symposium on Hardware\/Software Codesign, Denmark, 2001, pp. 30\u201335","DOI":"10.1145\/371636.371665"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB15","unstructured":"http:\/\/www.systemc.org\/"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB16","doi-asserted-by":"crossref","unstructured":"R. Maestre et al., A framework for reconfigurable computing: task scheduling and context management, IEEE Transactions on VLSI Systems, December 2001","DOI":"10.1109\/92.974899"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB17","doi-asserted-by":"crossref","unstructured":"A. Pelkonen, K. Masselos, M. \u010cup\u00e1k, System-level modeling of dynamically reconfigurable hardware with SystemC, in: Proceedings of 10th Reconfigurable Architectures Workshop, April 2003","DOI":"10.1109\/IPDPS.2003.1213321"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB18","doi-asserted-by":"crossref","unstructured":"V. Tiwari, S. Malik, A. Wolfe, M.T.-C. Lee, Instruction level power analysis and optimization of software, in: Proceedings of the 9th International Conference on VLSI Design, 3\u20136 January 1996, Journal of VLSI Signal Processing (1996), pp. 326\u2013328","DOI":"10.1007\/978-1-4613-1453-0_9"},{"issue":"2","key":"10.1016\/S1383-7621(03)00069-9_BIB19","article-title":"Power estimation of embedded systems: a hardware\/software codesign approach very large scale integration (VLSI) systems","volume":"6","author":"Fornaciari","year":"1998","journal-title":"IEEE Transactions on"},{"key":"10.1016\/S1383-7621(03)00069-9_BIB20","unstructured":"J.-Y. Mignolet, S. Vernalde, D. Verkest, R. Lauwereins, Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances, in: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms ERSA 2002, Las Vegas, June 2002, pp. 116\u2013122"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000699?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000699?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T12:50:45Z","timestamp":1552827045000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000699"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":20,"journal-issue":{"issue":"4-6","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S1383762103000699"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00069-9","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}