{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:48Z","timestamp":1759146948359,"version":"3.30.2"},"reference-count":42,"publisher":"Elsevier BV","issue":"4-6","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s1383-7621(03)00071-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:06:23Z","timestamp":1062608783000},"page":"247-265","source":"Crossref","is-referenced-by-count":18,"title":["Effective and efficient FPGA synthesis through general functional decomposition"],"prefix":"10.1016","volume":"49","author":[{"given":"L.","family":"J\u00f3\u017awiak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Chojnacki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00071-7_BIB1","doi-asserted-by":"crossref","unstructured":"A. Chojnacki, L. J\u00f3\u017awiak, Multi-valued sub-function encoding in functional decomposition based on information relationship measures, in: ISMVL \u20192000, 30th IEEE International Symposium on Multiple-valued Logic, Portland, OR, 2000","DOI":"10.1109\/ISMVL.2000.848604"},{"issue":"2","key":"10.1016\/S1383-7621(03)00071-7_BIB2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1016\/S1383-7621(00)00062-X","article-title":"Functional decomposition with an efficient input support selection for sub-functions based on information relationship measures","volume":"47","author":"Rawski","year":"2001","journal-title":"Journal of Systems Architecture"},{"issue":"3","key":"10.1016\/S1383-7621(03)00071-7_BIB3","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1155\/1995\/16259","article-title":"General decomposition and its use in digital circuit synthesis","volume":"3","author":"J\u00f3\u017awiak","year":"1995","journal-title":"VLSI Design"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB4","series-title":"Proceedings of the 23rd EUROMICRO Conference","first-page":"13","article-title":"Information relationships and measures\u2013\u2013an analysis apparatus for efficient information system synthesis","author":"J\u00f3\u017awiak","year":"1997"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB5","unstructured":"L. J\u00f3\u017awiak, Information relationship measures in application to logic design, in: IEEE International Symposium on Multiple-Valued Logic, Freiburg Im Breisgan, Germany, 1998"},{"issue":"2","key":"10.1016\/S1383-7621(03)00071-7_BIB6","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1145\/233539.233540","article-title":"Combinational logic synthesis for LUT based field programmable gate arrays","volume":"1","author":"Cong","year":"1996","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"1","key":"10.1016\/S1383-7621(03)00071-7_BIB7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.273754","article-title":"FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs","volume":"13","author":"Cong","year":"1994","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"4","key":"10.1016\/S1383-7621(03)00071-7_BIB8","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1016\/0097-8493(94)90063-9","article-title":"LUT-based FPGA technology mapping under arbitrary net-delay models","volume":"18","author":"Cong","year":"1994","journal-title":"Computer Graphics"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB9","doi-asserted-by":"crossref","unstructured":"I. Levin, R.Y. Pinter, Realizing expression graphs using table-lookup FPGAs, in: Proceedings of the European Design Automation Conference, Hamburg, Germany, 1993, pp. 306\u2013311","DOI":"10.1109\/EURDAC.1993.410655"},{"issue":"11","key":"10.1016\/S1383-7621(03)00071-7_BIB10","doi-asserted-by":"crossref","first-page":"1319","DOI":"10.1109\/43.329262","article-title":"Complexity of the lookup-table minimization problem for FPGA technology mapping","volume":"13","author":"Farrahi","year":"1994","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB11","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1016\/0167-9260(94)90012-4","article-title":"On nominal delay minimization in LUT-based FPGA technology mapping","volume":"18","author":"Cong","year":"1994","journal-title":"Integration VLSI Journal"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB12","doi-asserted-by":"crossref","unstructured":"R. Murgai, Y. Nishizaki, N. Shenoy, R.K. Brayton, A. Sangiovanni-Vincentelli, Logic synthesis algorithms for programmable gate arrays, in: Proceedings of the ACM\/IEEE Design Automation Conference, Orlando, FL, 1990, pp. 620\u2013625","DOI":"10.1145\/123186.123421"},{"year":"1994","series-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli","key":"10.1016\/S1383-7621(03)00071-7_BIB13"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB14","doi-asserted-by":"crossref","unstructured":"A. Chowfhary, J.P. Hayes, Technology mapping for field- programmable gate arrays using integer programming, in: Proceedings of the IEEE International Conference on Computer-Aided Design, San Jose, CA, 1995, pp. 346\u2013352","DOI":"10.1109\/ICCAD.1995.480139"},{"issue":"10","key":"10.1016\/S1383-7621(03)00071-7_BIB15","doi-asserted-by":"crossref","first-page":"1280","DOI":"10.1109\/43.317471","article-title":"Logic synthesis for field-programmable gate arrays","volume":"13","author":"Hwang","year":"1994","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB16","doi-asserted-by":"crossref","unstructured":"J. Cong, Y.-Y. Hwang, Simultaneous depth and area minimization in LUT-based FPGA mapping, in: Proceedings of the ACM International Symposium on Field Programmable Gate Arrays, Monterey, CA, 1995, pp. 68\u201374","DOI":"10.1109\/FPGA.1995.241947"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB17","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1002\/j.1538-7305.1949.tb03624.x","article-title":"The synthesis of two-terminal switching circuits","volume":"28","author":"Shannon","year":"1949","journal-title":"Bell System Technical Journal"},{"issue":"5","key":"10.1016\/S1383-7621(03)00071-7_BIB18","first-page":"801","article-title":"On functional separation of Boolean functions","volume":"XCIV","author":"Povarov","year":"1954","journal-title":"Lectures of the USSR Academy of Sciences"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB19","unstructured":"R.L. Ashenhurst, The decomposition of switching functions, in: International Symposium on the Theory of Switching Functions, 1959, pp. 74\u2013116"},{"issue":"2","key":"10.1016\/S1383-7621(03)00071-7_BIB20","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1147\/rd.62.0227","article-title":"Minimization over Boolean Graphs","volume":"6","author":"Roth","year":"1962","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB21","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1145\/321088.321091","article-title":"A generalized tree circuits","volume":"8","author":"Curtis","year":"1961","journal-title":"Journal of the Association for Computing Machinery"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB22","doi-asserted-by":"crossref","unstructured":"S.-C. Chang, M. Marek-Sadowska, Technology mapping via transformations of function graphs, in: Proceedings of the IEEE International Conference on Computer Design, Cambridge, MA, 1992, pp. 159\u2013162","DOI":"10.1109\/ICCD.1992.276240"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB23","doi-asserted-by":"crossref","unstructured":"Y.T. Lai, M. Pedram, S. Vrudhula, BDD-based decomposition of logic functions with application to FPGA synthesis, in: ACM\/IEEE Design Automation Conference, 1993, pp. 642\u2013647","DOI":"10.1145\/157485.165078"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB24","doi-asserted-by":"crossref","unstructured":"T. Stanion, C. Sechen, A method for finding good Ashenhurst decomposition and its application to FPGA synthesis, in: Proceedings of the ACM\/IEEE Design Automation Conference, San Francisco, CA, 1995, pp. 60\u201364","DOI":"10.1145\/217474.217507"},{"issue":"3","key":"10.1016\/S1383-7621(03)00071-7_BIB25","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1109\/92.711307","article-title":"Computing support-minimal subfunctions during functional decomposition","volume":"6","author":"Legl","year":"1998","journal-title":"IEEE Transactions on Very Large Scale Integration [VLSI] Systems"},{"issue":"3","key":"10.1016\/S1383-7621(03)00071-7_BIB26","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1145\/315773.315783","article-title":"Functional multiple-output decomposition with application to technology mapping for look-up table based FPGAs","volume":"4","author":"Wurth","year":"1999","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB27","unstructured":"K. Eckl, C. Legl, B. Wurth, An implicit approach to functional decomposition of incompletely specified Boolean functions, in: Proceedings of the International Workshop on Logic and Synthesis IWLS\u201997, 1997"},{"issue":"10","key":"10.1016\/S1383-7621(03)00071-7_BIB28","first-page":"1017","article-title":"Logic synthesis for look-up table based FPGAs using functional decomposition and Boolean resubstitution","volume":"E80-D","author":"Sawada","year":"1997","journal-title":"IEICE Transactions on Information and Systems"},{"year":"1966","series-title":"Algebraic Structure Theory of Sequential Machines","author":"Hartmanis","key":"10.1016\/S1383-7621(03)00071-7_BIB29"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB30","unstructured":"T. \u0141uba et al., Combining serial decomposition with topological partitioning for effective multi-level pla implementations, in: Proceedings of the IFIP Working Conference on Logic and Architecture Synthesis, 1990, pp. 77\u201386"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB31","doi-asserted-by":"crossref","unstructured":"L. J\u00f3\u017awiak, F. Volf, An efficient method for decomposition of multiple output Boolean functions and assigned sequential machines, in: Proceedings of EDAC, 1992, pp. 114\u2013122","DOI":"10.1109\/EDAC.1992.205905"},{"issue":"3","key":"10.1016\/S1383-7621(03)00071-7_BIB32","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1155\/1995\/19823","article-title":"Division-based versus general decomposition-based multiple-level logic synthesis","volume":"3","author":"Volf","year":"1995","journal-title":"VLSI Design"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB33","unstructured":"F. Volf, L. J\u00f3\u017awiak, Decompositional logic synthesis approach for look up table based fpgas, in: Proceedings of ASIC, 1995"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB34","doi-asserted-by":"crossref","unstructured":"L. J\u00f3\u017awiak, A. Chojnacki, High-quality sub-function construction in functional decomposition based on information relationsip measures, in: Proc. of Design Automation and Test in Europe, DATE\u201901, 2001, pp. 383\u2013390","DOI":"10.1109\/DATE.2001.915053"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB35","unstructured":"J.A. Brzozowski, T. \u0141uba, Decomposition of Boolean functions specified by cubes, University of Waterloo Research Report, CS-97-01, University of Waterloo, Waterloo, Canada, 1997"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB36","doi-asserted-by":"crossref","unstructured":"M. Perkowski, M. Marek-Sadowska, L. J\u00f3\u017awiak, T. \u0141uba, S. Grygiel, M. Nowicka, R. Malvi, Z. Wang, J. Zhang, Decomposition of multiple-valued relations, in: Proceedings of ISMVL, 1997, pp. 13\u201318","DOI":"10.1109\/ISMVL.1997.601367"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB37","doi-asserted-by":"crossref","unstructured":"M. Rawski, L. J\u00f3\u017awiak, T. \u0141uba, The influence of the number of values in sub-functions on the effectiveness and efficiency of the functional decomposition, in: Proceedings of the 25th EUROMICRO Conference, Milan, Italy, 1999","DOI":"10.1109\/EURMIC.1999.794452"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB38","unstructured":"L. J\u00f3\u017awiak, P. Konieczny, Input support minimization for efficient PLD and FPGA synthesis, in: IWLAS\u201996, 1996, pp. 30\u201337"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB39","doi-asserted-by":"crossref","unstructured":"W.-Z. Shen, J.-D. Huang, S.-M. Chao, Lambda set selection in Roth\u2013Karp decomposition for LUT-based FPGA technology mapping, in: Proceedings of the ACM\/IEEE Design Automation Conference, San Francisco, CA, 1995, pp. 65\u201369","DOI":"10.1145\/217474.217508"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB40","doi-asserted-by":"crossref","unstructured":"E.M. Sentovich, K. Singth, L.J., Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A. Sangiovanni-Vincentelli, SIS: A system for sequential circuit synthesis, Memorandum No. UCB\/ERL M92\/41, Electronic Research Laboratory, University of California, Berkeley, May 1992. Available from: <ftp:\/\/ic.eecs.berkeley.edu\/pub\/Sis\/Sis-paper.ps.Z>","DOI":"10.1109\/ICCD.1992.276282"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB41","doi-asserted-by":"crossref","unstructured":"H. Sawada, T. Suyama, A. Nagoya, Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization, in: Proceedings of the IEEE International Conference on Computer-Aided Design, San Jose, CA, 1995, pp. 353\u2013358","DOI":"10.1109\/ICCAD.1995.480140"},{"key":"10.1016\/S1383-7621(03)00071-7_BIB42","unstructured":"MCNC, Collaborative Benchmarking Laboratory, Department of Computer Science at North Carolina State University. Available from: <http:\/\/www.cbl.ncsu.edu\/>"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000717?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000717?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T17:06:44Z","timestamp":1734109604000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000717"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":42,"journal-issue":{"issue":"4-6","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S1383762103000717"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00071-7","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}