{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:27:11Z","timestamp":1761647231742},"reference-count":53,"publisher":"Elsevier BV","issue":"4-6","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s1383-7621(03)00073-0","type":"journal-article","created":{"date-parts":[[2003,7,16]],"date-time":"2003-07-16T16:18:16Z","timestamp":1058372296000},"page":"127-142","source":"Crossref","is-referenced-by-count":53,"title":["Configware and morphware going mainstream"],"prefix":"10.1016","volume":"49","author":[{"given":"J\u00fcrgen","family":"Becker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reiner","family":"Hartenstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00073-0_BIB1","unstructured":"Available from <http:\/\/morphware.net\/>"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB2","article-title":"Current issues in configurable computing research","author":"Mangione-Smith","year":"1997","journal-title":"IEEE Comput."},{"key":"10.1016\/S1383-7621(03)00073-0_BIB3","unstructured":"Available from <http:\/\/fpl.org>"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB4","unstructured":"Available from <http:\/\/www.aspdac.com\/, http:\/\/www.dac.com\/, http:\/\/www.date-conference.com\/>"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB5","series-title":"Computing: A Human Activity\u2013\u2013Selected Writings From 1951 To 1990","author":"Naur","year":"1992"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB6","unstructured":"H. Hansson, DTI prediction, Department of Trade and Industry (DTI), London, UK 2001"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB7","unstructured":"F. Rammig, Eingebettete Systeme, in: 10th Anniversary Workshop, Fraunhofer EAS Dresden, April, 2002"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB8","unstructured":"R. Hartenstein, Reconfigurable computing: urging a revision of basic CS curricula, in: Proceedings of the 15th International Conference on Systems Engineering (ICSENG02), Las Vegas, USA, 6\u20138 August 2002 (invited paper)"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB9","unstructured":"R. Hartenstein, Data-stream-based computing: Antimaterie der Informatik, in: 60th Semester Anniversary Workshop of Prof. Reusch, University of Dortmund, 18\u201319 July 2002 (invited paper)"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB10","doi-asserted-by":"crossref","unstructured":"Y. Osana et al., Implementation of ReCSiP: a ReConfigurable Cell Simulation Platform, FPL, 2003","DOI":"10.1007\/978-3-540-45234-8_74"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB11","doi-asserted-by":"crossref","unstructured":"R. Enzler et al., Virtualizing hardware with multi-context reconfigurable arrays, FPL, 2003","DOI":"10.1007\/978-3-540-45234-8_16"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB12","unstructured":"W. Nebel et al., PISA, a CAD Package and Special Hardware for Pixel-oriented Layout Analysis, ICCAD, 1984"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB13","series-title":"Parallel Processing and Applications","article-title":"MOM\u2013\u2013map oriented machine","author":"Weber","year":"1988"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB14","doi-asserted-by":"crossref","unstructured":"M. Herz, Hartenstein, M. Miranda, E. Brockmeyer, F. Catthoor, Memory organization for data-stream-based reconfigurable computing, ICECS, 2002 (invited paper)","DOI":"10.1109\/ICECS.2002.1046298"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB15","article-title":"A second opinion on dataflow machines","volume":"February","author":"Gajski","year":"1982","journal-title":"IEEE Comput."},{"key":"10.1016\/S1383-7621(03)00073-0_BIB16","unstructured":"J. Becker et al., Parallelization in co-compilation for configurable accelerators, in: Proceedings of ASP-DAC, 1998"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB17","unstructured":"Available from <http:\/\/configware.org>"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB18","unstructured":"Available from <http:\/\/flowware.net>"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB19","doi-asserted-by":"crossref","unstructured":"J. Rabaey, Reconfigurable processing: the solution to low-power programmable DSP, in: Proceedings of ICASSP, 1997","DOI":"10.1109\/ICASSP.1997.599622"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB20","article-title":"Deep submicron microprocessor design issues","volume":"July\u2013August","author":"Flynn","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB21","unstructured":"R. Hartenstein, A decade of research on reconfigurable architectures, DATE, 2001"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB22","unstructured":"R. Hartenstein, The microprocessor is no more general purpose, in: Proceedings of the ISIS 1997 (invited)"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB23","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, Trends in reconfigurable logic and reconfigurable computing, in: ICECS 2002 (invited)","DOI":"10.1109\/ICECS.2002.1046294"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB24","article-title":"The density advantage of configurable computing","volume":"April","author":"DeHon","year":"2000","journal-title":"IEEE Comput."},{"key":"10.1016\/S1383-7621(03)00073-0_BIB25","series-title":"VLSI Systems Design","author":"Mead","year":"1980"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB26","unstructured":"R. Kress et al., A datapath synthesis system for the reconfigurable datapath architecture, in: ASP-DAC\u201995"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB27","doi-asserted-by":"crossref","unstructured":"J. Becker, T. Pionteck, M. Glesner, An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing, SBCCI, 2000","DOI":"10.1109\/SBCCI.2000.876052"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB28","unstructured":"Available from <http:\/\/pactcorp.com>"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB29","unstructured":"U. Nageldinger et al., Generation of design suggestions for coarse-grain reconfigurable architectures, FPL, 2000"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB30","doi-asserted-by":"crossref","unstructured":"B. Mei et al., Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling, DATE, 2003","DOI":"10.1049\/ip-cdt:20030833"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB31","unstructured":"Available from <http:\/\/kressarray.de>"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB32","doi-asserted-by":"crossref","unstructured":"J. Frigo et al., Evaluation of the streams-C C-to-FPGA compiler: an applications perspective, FPGA, 2001","DOI":"10.1145\/360276.360326"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB33","doi-asserted-by":"crossref","unstructured":"E. Caspi et al., Extended version of: stream computations organized for reconfigurable execution (SCORE), FPL, 2000","DOI":"10.1007\/3-540-44614-1_65"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB34","unstructured":"C. Chang, K. Kuusilinna, R. Broderson, G. Wright, The biggascale emulation engine, FPGA, 2002"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB35","doi-asserted-by":"crossref","unstructured":"A. Ast et al., Data-procedural languages for FPL-based machines, FPL, 1994","DOI":"10.1007\/3-540-58419-6_89"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB36","series-title":"Proceedings of the FPL 2000","article-title":"The rising wave of field-programmability","author":"Makimoto","year":"2000"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB37","doi-asserted-by":"crossref","unstructured":"N. Tredennick, Technology and business: forces driving microprocessor evolution, in: Proceedings of the IEEE, December, 1995","DOI":"10.1109\/5.476080"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB38","doi-asserted-by":"crossref","unstructured":"J. Cardoso, M. Weinhardt, From C programs to the configure-execute model, DATE, 2003","DOI":"10.1109\/DATE.2003.1253670"},{"issue":"2","key":"10.1016\/S1383-7621(03)00073-0_BIB39","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1145\/360827.360844","article-title":"The parallel execution of Do-Loops","volume":"17","author":"Lamport","year":"1974","journal-title":"C. ACM"},{"issue":"1","key":"10.1016\/S1383-7621(03)00073-0_BIB40","doi-asserted-by":"crossref","DOI":"10.1145\/321992.322000","article-title":"Program improvement by source-to-source transformation","volume":"24","author":"Loveman","year":"1977","journal-title":"J. ACM"},{"issue":"5","key":"10.1016\/S1383-7621(03)00073-0_BIB41","article-title":"On the performance enhancement of paging systems through program analysis and transformations","volume":"C30","author":"Abu-Sufah","year":"1981","journal-title":"IEEE-Trans."},{"key":"10.1016\/S1383-7621(03)00073-0_BIB42","unstructured":"U. Banerjee, Speed-up of ordinary programs, Ph.D. Thesis, University of Illinois at Urbana-Champaign, DCS Report No. UIUCDCS-R-79-989, October 1979"},{"issue":"6","key":"10.1016\/S1383-7621(03)00073-0_BIB43","doi-asserted-by":"crossref","DOI":"10.1145\/502949.502897","article-title":"Automatic loop interchange\u2019","volume":"19","author":"Allen","year":"1984","journal-title":"SIGPLAN Notices"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB44","doi-asserted-by":"crossref","unstructured":"J. Becker, K. Schmidt, Automatic parallelism exploitation for FPL-based accelerators, in: Hawaii International Conference on System Sciences (HICSS\u201998), Big Island, Hawaii, 1998","DOI":"10.1109\/HICSS.1998.649211"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB45","unstructured":"J. Becker, A partitioning compiler for computers with Xputer-based accelerators, Ph.D. Dissertation, University of Kaiserslautern, 1997"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB46","article-title":"A novel ASIC design approach based on a new machine paradigm","author":"Schmidt","year":"1991","journal-title":"J. SSC"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB47","series-title":"Living with the Chip","author":"Manners","year":"1995"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB48","unstructured":"V. Baumgarte et al., PACT XPP\u2013\u2013a self-reconfigurable data processing architecture, ERSA, 2001"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB49","doi-asserted-by":"crossref","unstructured":"J. Becker, M. Vorbach, Architecture, memory and interface technology integration of an industrial\/academic configurable system-on-chip (CSoC), IEEE Computer Society Annual Workshop on VLSI (WVLSI 2003), Tampa, Florida, USA, February, 2003","DOI":"10.1109\/ISVLSI.2003.1183360"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB50","doi-asserted-by":"crossref","unstructured":"J. Becker, A. Thomas, M. Vorbach, V. Baumgarte, An industrial\/academic configurable system-on-chip project (CSoC): coarse-grain XPP-\/Leon-based architecture integration, in: Design, Automation and Test in Europe Conference (DATE 2003), Munich, March 2003","DOI":"10.1109\/DATE.2003.1253762"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB51","article-title":"Learning hardware using multiple-valued logic","volume":"May\/June","author":"Perkowski","year":"2002","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB52","unstructured":"Available from <http:\/\/evonet.dcs.napier.ac.uk\/evoweb\/news_events\/conferences\/index.html>"},{"key":"10.1016\/S1383-7621(03)00073-0_BIB53","doi-asserted-by":"crossref","unstructured":"M. Vorbach, J. Becker, Reconfigurable processor architectures for mobile phones, in: Reconfigurable Architectures Workshop (RAW 2003), Nice, France, April, 2003","DOI":"10.1109\/IPDPS.2003.1213334"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000730?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000730?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T18:27:30Z","timestamp":1585074450000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000730"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":53,"journal-issue":{"issue":"4-6","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S1383762103000730"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00073-0","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}