{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T04:28:38Z","timestamp":1649132918178},"reference-count":28,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2004,1]]},"DOI":"10.1016\/s1383-7621(03)00090-0","type":"journal-article","created":{"date-parts":[[2003,9,12]],"date-time":"2003-09-12T05:07:29Z","timestamp":1063343249000},"page":"1-15","source":"Crossref","is-referenced-by-count":3,"title":["SAGE: an automatic analyzing system for a new high-performance SoC architecture\u2013\u2013processor-in-memory"],"prefix":"10.1016","volume":"50","author":[{"given":"Slo-Li","family":"Chu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Chuan","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00090-0_BIB1","doi-asserted-by":"crossref","unstructured":"J.R. Allen, D. Callahan, K. Kennedy, Automatic decomposition of scientific programs for parallel execution, in: Proceedings of ACM Symposium on the Principles of Programming Languages, Munich, Germany, January 1987","DOI":"10.1145\/41625.41631"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB2","doi-asserted-by":"crossref","unstructured":"R. Barua, W. Lee, S. Amarasinghe, A. Agarwal, Maps: a compiler-managed memory system for raw machines, in: Proceedings of the 26th Annual International Symposium on Computer Architecture, May 1999, pp. 4\u201315","DOI":"10.1109\/ISCA.1999.765935"},{"issue":"May","key":"10.1016\/S1383-7621(03)00090-0_BIB3","article-title":"Effective automatic parallelization with Polaris","author":"Blume","year":"1995","journal-title":"Int. J. Parallel Program."},{"key":"10.1016\/S1383-7621(03)00090-0_BIB4","doi-asserted-by":"crossref","unstructured":"S.L. Chu, T.C. Huang, L.C. Lee, Improving workload balance and code optimization on processor-in-memory systems, J. Syst. Soft., in press","DOI":"10.1016\/S0164-1212(02)00150-4"},{"issue":"November","key":"10.1016\/S1383-7621(03)00090-0_BIB5","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/40.641593","article-title":"Direct Rambus technology: the new main memory standard","author":"Crisp","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB6","unstructured":"D. Elliott, M. Stumm, M. Snelgrove, Computational RAM: the case for SIMD computing in memory, in: Proceedings of ISCA (The International Society for Computers and Their Applications) Workshop on Mixing Logic and DRAM, 1997"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB7","doi-asserted-by":"crossref","unstructured":"M. Hall, P. Kogge, J. Koller, P. Diniz, J. Chame, J. Draper, J. LaCoss, J. Granacki, J. Brockman, A. Srivastava, W. Athas, V. Freeh, J. Shin, J. Park, Mapping irregular applications to DIVA, a PIM-based data-intensive architecture, in: Proceedings of 1999 Conference on Supercomputing, January 1999","DOI":"10.1145\/331532.331589"},{"issue":"12","key":"10.1016\/S1383-7621(03)00090-0_BIB8","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/2.546613","article-title":"Maximizing multiprocessor performance with the SUIF compiler","volume":"29","author":"Hall","year":"1996","journal-title":"IEEE Comput."},{"key":"10.1016\/S1383-7621(03)00090-0_BIB9","series-title":"Proceedings of the IMS 2000 (The 2nd International Workshop on Intelligent Memory Systems)","first-page":"160","article-title":"SAGE: a new analysis and optimization system for FlexRAM architecture","volume":"vol. 2107","author":"Huang","year":"2001"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB10","unstructured":"T.C. Huang, S.L. Chu, A new analysis approach for intelligent memory systems, in: Proceedings of ISCA (The International Society for Computers and Their Applications) 16th International Conference on Computers and Their Applications, Seattle, WA, March 2001, pp. 452\u2013457"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB11","unstructured":"W. Huang, Exploiting Application Parallelism Using Advanced Intelligent Memory\u2013\u2013The FlexRAM Approach, MS thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, 1999"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB12","doi-asserted-by":"crossref","unstructured":"D. Judd, K. Yelick, Exploiting on-chip memory bandwidth in the VIRAM compiler, in: Proceedings of the 2nd Workshop on Intelligent Memory Systems, Cambridge, MA, November 2000","DOI":"10.1007\/3-540-44570-6_8"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB13","doi-asserted-by":"crossref","unstructured":"Y. Kang, W. Huang, S. Yoo, D. Keen, Z. Ge, V. Lam, P. Pattnaik, J. Torrellas, FlexRAM: toward an advanced intelligent memory system, in: Proceedings of the International Conference on Computer Design, Austin, Texas, October 1999","DOI":"10.1109\/ICCD.1999.808425"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB14","unstructured":"Y. Kang, An Intelligent Memory for Data-Parallel Applications, PhD thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, 1999"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB15","unstructured":"K. Keeton, R. Arpaci-Dusseau, D.A. Patterson, IRAM and SmartSIMM: overcoming the I\/O bus bottleneck, in: Proc. ISCA (International Symposium on Computer Architecture) Workshop on Mixing Logic and DRAM, 1997"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB16","doi-asserted-by":"crossref","unstructured":"K. Kennedy, K.S. McKinley, Loop distribution with arbitrary control flow, in: Proceedings of Supercomputing \u201990, New York, November 1990","DOI":"10.1109\/SUPERC.1990.130048"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB17","unstructured":"P. Kogge, The EXECUBE approach to massively parallel processing, in: Proceedings of the International Conference on Parallel Processing, August 1994"},{"issue":"1","key":"10.1016\/S1383-7621(03)00090-0_BIB18","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1145\/356683.356686","article-title":"A survey of parallel machine organization and programming","volume":"9","author":"Kuck","year":"1977","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/S1383-7621(03)00090-0_BIB19","doi-asserted-by":"crossref","unstructured":"D. Landis, L. Roth, P. Hulina, L. Coraor, S. Deno, Evaluation of computing in memory architectures for digital image processing applications, in: Proceedings of the International Conference on Computer Design, 1999, pp. 146\u2013151","DOI":"10.1109\/ICCD.1999.808419"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB20","doi-asserted-by":"crossref","unstructured":"C.A. Moritz, M. Frank, S. Amarasinghe, FlexCache: a framework for flexible compiler generated data caching, in: Proceedings of the 2nd Workshop on Intelligent Memory Systems, Cambridge, MA, November 2000","DOI":"10.1007\/3-540-44570-6_9"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB21","doi-asserted-by":"crossref","unstructured":"M. Oskin, F. Chong, T. Sherwood, Active Pages: a computation model for intelligent memory, in: Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998, pp. 192\u2013203","DOI":"10.1109\/ISCA.1998.694774"},{"issue":"March\/April","key":"10.1016\/S1383-7621(03)00090-0_BIB22","first-page":"33","article-title":"A case for intelligent DRAM","author":"Patterson","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB23","series-title":"Numerical Recipes in Fortran 77","author":"Press","year":"1992"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB24","doi-asserted-by":"crossref","unstructured":"B. Reistad, D.K. Gifford, Static dependent costs for estimating execution time, in: Proceedings of the ACM Conference on LISP and Functional Programming, 1994, pp. 65\u201378","DOI":"10.1145\/182409.182439"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB25","doi-asserted-by":"crossref","unstructured":"A.K. Snip, D.G. Elliott, M. Margala, N.G. Durdle, Using computational RAM for volume rendering, in: Proceedings of the 13th Annual IEEE International Conference on ASIC\/SOC, 2000, pp. 253\u2013257","DOI":"10.1109\/ASIC.2000.880711"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB26","doi-asserted-by":"crossref","unstructured":"J. Veenstra, R. Fowler, MINT: a front end for efficient simulation of shared-memory multiprocessors, in: Proceedings of the 2nd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication System (MASCOTS\u201994), January 1994, pp. 201\u2013207","DOI":"10.1109\/MASCOT.1994.284422"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB27","doi-asserted-by":"crossref","unstructured":"A.V. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, X. Ji, Adapting cache line size to application behavior, in: Proceedings of Supercomputing \u201999, June 1999","DOI":"10.1145\/305138.305188"},{"key":"10.1016\/S1383-7621(03)00090-0_BIB28","doi-asserted-by":"crossref","unstructured":"K.Y. Wang, Precise compile-time performance prediction for superscalar-based computers, in: Proceedings of the ACM SIGPLAN\u201994 Conference on Programming Language Design and Implementation, 1994, pp. 73\u201384","DOI":"10.1145\/178243.178250"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000900?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000900?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T13:50:55Z","timestamp":1585144255000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000900"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,1]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2004,1]]}},"alternative-id":["S1383762103000900"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00090-0","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2004,1]]}}}