{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:38Z","timestamp":1759146578571},"reference-count":20,"publisher":"Elsevier BV","issue":"12-15","license":[{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2003,12]]},"DOI":"10.1016\/s1383-7621(03)00099-7","type":"journal-article","created":{"date-parts":[[2003,9,12]],"date-time":"2003-09-12T16:09:00Z","timestamp":1063382940000},"page":"505-519","source":"Crossref","is-referenced-by-count":5,"title":["Allocation of multiple precision behaviors for maximal bit level reuse of hardware resources"],"prefix":"10.1016","volume":"49","author":[{"given":"M.C.","family":"Molina","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Mend\u0131\u0301as","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Hermida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(03)00099-7_BIB1","doi-asserted-by":"crossref","DOI":"10.1109\/T-C.1973.223648","article-title":"A two\u2019s complement parallel array multiplication algorithm","author":"Baugh","year":"1973","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB2","unstructured":"Y.N. Chang, K.K. Parhi, High-performance digit-serial complex-number multiplier-accumulator, in: Proceedings of ICCD\u201998"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB3","unstructured":"R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, I. Bolsens, A methodology and design environment for DSP ASIC fixed point refinement, in: Proceedings of the Design Automation and Test in Europe, DATE\u201999, M\u00fcnchen"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB4","doi-asserted-by":"crossref","unstructured":"G.A. Constantinides, P.Y.K. Cheung, W. Luk, Multiple precision for resource minimization, in: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 2000","DOI":"10.1109\/FPGA.2000.903430"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB5","series-title":"Field-Programmable Logic: The Roadmap to Reconfigurable Systems","article-title":"Multiple-wordlength resource binding","author":"Constantinides","year":"2000"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB6","doi-asserted-by":"crossref","unstructured":"G.A. Constantinides, P.Y.K. Cheung, W. Luk, Heuristic datapath allocation for multiple wordlength systems, in: Proceedings of the Design Automation and Test in Europe, DATE\u201901, M\u00fcnchen","DOI":"10.1109\/DATE.2001.915122"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB7","unstructured":"M. Ercegovac, D. Kirovski, M. Potkonjak, Low-power behavioural synthesis optimization using multiple precision arithmetic, in: Proceedings of the 36th ACM\/IEEE Design Automation Conference, DAC\u201999"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB8","doi-asserted-by":"crossref","unstructured":"C. Huang, Y. Chen, Y. Lin, Y. Hsu, Data path allocation based on bipartite weighted matching, in: Proceedings of the 27th ACM\/IEEE Design Automation Conference, DAC\u201990","DOI":"10.1145\/123186.123350"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB9","doi-asserted-by":"crossref","unstructured":"K. K\u00fc\u00e7\u00fck\u00e7akar, A. Parker, Data path tradeoffs using MABAL, in: Proceedings of the 27th ACM\/IEEE Design Automation Conference, DAC\u201990","DOI":"10.1145\/123186.123388"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB10","doi-asserted-by":"crossref","unstructured":"K. Kum, W. Sung, Word-length optimization for high-level synthesis of digital signal processing systems, in: Proceedings of the IEEE International Workshop on Signal Processing Systems, SIPS\u201998","DOI":"10.1109\/SIPS.1998.715819"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB11","unstructured":"B. Landwehr, P. Marwedel, R. D\u00f6mer, OSCAR: Optimum simultaneous scheduling, allocation and resource binding based on integer programming, in: Proceedings of the European Design Automation Conference, EDAC\u201994"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB12","unstructured":"H. Lee, G.E. Sobelman, FPGA-based FIR filters using digit-serial arithmetic, in: Proceedings of the International ASIC Conference, 1997"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB13","doi-asserted-by":"crossref","unstructured":"J.M. Mend\u0131\u0301as, R. Hermida, M. Fern\u00e1ndez, Formal techniques for hardware allocation, in: Proceedings of the International Conference on VLSI Design, VLSI\u201997","DOI":"10.1109\/ICVD.1997.568070"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB14","doi-asserted-by":"crossref","unstructured":"M.C. Molina, J.M. Mend\u0131\u0301as, R. Hermida, High-level synthesis of multiple-precision circuits independent of data-object length, in: Proceedings of the 39th ACM\/IEEE Design Automation Conference, DAC\u201902, New Orleans, 2002","DOI":"10.1145\/513918.514073"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB15","doi-asserted-by":"crossref","unstructured":"M.C. Molina, J.M. Mend\u0131\u0301as, R. Hermida, Bit-level scheduling of heterogeneous behavioural specifications, in: Proceedings of the 20th ACM\/IEEE International Conference on Computer Aided Design, ICCAD\u201902, San Jose, CA, 2002","DOI":"10.1145\/774572.774661"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB16","unstructured":"M.C. Molina, J.M. Mend\u0131\u0301as, R. Hermida, High-level allocation to minimize internal hardware wastage, in: Proceedings of the Design Automation and Test in Europe, DATE\u201903, M\u00fcnchen, 2003"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB17","unstructured":"A. Nayak, M. Haldar, A. Choudhary, P. Banerjee, Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGA\u2019s, in: Proceedings of the Design Automation and Test in Europe, DATE\u201901, M\u00fcnchen, 2001"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB18","doi-asserted-by":"crossref","unstructured":"P.G. Paulin, J.P. Knight, Force-directed scheduling for the behavioral synthesis of ASICS, IEEE Transactions on CAD, 1989","DOI":"10.1109\/43.31522"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB19","unstructured":"F. Tsai, Y. Hsu, Data path construction and refinement, in: Proceedings of the ICCDCS, vol. CAD-5, no. 3, 1986, pp. 379\u2013395"},{"key":"10.1016\/S1383-7621(03)00099-7_BIB20","unstructured":"M. Willens, V. B\u00fcrsgens, H. Keding, T. Gr\u00f6tker, M. Meyer, System-level fixed-point design based on an interpolative approach, in: Proceedings of the 34th ACM\/IEEE Design Automation Conference, DAC\u201997"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000997?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762103000997?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T15:11:58Z","timestamp":1585149118000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762103000997"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,12]]},"references-count":20,"journal-issue":{"issue":"12-15","published-print":{"date-parts":[[2003,12]]}},"alternative-id":["S1383762103000997"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(03)00099-7","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2003,12]]}}}