{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T22:38:23Z","timestamp":1648939103119},"reference-count":13,"publisher":"Elsevier BV","issue":"9-10","license":[{"start":{"date-parts":[[1997,2,1]],"date-time":"1997-02-01T00:00:00Z","timestamp":854755200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1997,2]]},"DOI":"10.1016\/s1383-7621(96)00073-2","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T08:47:59Z","timestamp":1027586879000},"page":"725-741","source":"Crossref","is-referenced-by-count":0,"title":["Post-synthesis back-annotation of timing information in behavioral VHDL"],"prefix":"10.1016","volume":"42","author":[{"given":"Petru","family":"Eles","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krzysztof","family":"Kuchcinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zebo","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexa","family":"Doboli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(96)00073-2_bib1","series-title":"Proc. ICCD'86","first-page":"6","article-title":"Considering timing constraints in synthesis from a behavioral description","author":"Camposano","year":"1986"},{"key":"10.1016\/S1383-7621(96)00073-2_bib2","series-title":"Proc. of EURO-DAC \/ EURO-VHDL'92","first-page":"720","article-title":"Subtype concept of VHDL for synthesis constraints","author":"Ecker","year":"1992"},{"key":"10.1016\/S1383-7621(96)00073-2_bib3","series-title":"Proc. of EURO-DAC \/ EURO-VHDL'92","first-page":"604","article-title":"Compiling VHDL into a high-level synthesis design representation","author":"Eles","year":"1992"},{"key":"10.1016\/S1383-7621(96)00073-2_bib4","series-title":"Proc. of EURO-DAC EURO-VHDL'94","first-page":"540","article-title":"Synthesis of VHDL concurrent processes","author":"Eles","year":"1994"},{"key":"10.1016\/S1383-7621(96)00073-2_bib5","series-title":"Proc. of EURO-DAC \/ EURO-VHDL'95","first-page":"452","article-title":"Timing constraint specification and synthesis in behavioral VHDL","author":"Eles","year":"1995"},{"key":"10.1016\/S1383-7621(96)00073-2_bib6","author":"Gajski","year":"1992"},{"issue":"1\u20132","key":"10.1016\/S1383-7621(96)00073-2_bib7","first-page":"69","article-title":"A co-synthesis approach to embedded system design automation","volume":"1","author":"Gupta","year":"1996","journal-title":"Design Automation for Embedded Systems"},{"issue":"6","key":"10.1016\/S1383-7621(96)00073-2_bib8","doi-asserted-by":"crossref","first-page":"696","DOI":"10.1109\/43.137516","article-title":"Relative scheduling under timing constraints: Algorithms for high-level synthesis of digital circuits","volume":"11","author":"Ku","year":"1992","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1016\/S1383-7621(96)00073-2_bib9","author":"Michel","year":"1992"},{"key":"10.1016\/S1383-7621(96)00073-2_bib10","unstructured":"K. Nordqvist, Timing specification and back-annotation in high-level synthesis, Report, Swedish Institute of Microelectronics, 930331."},{"issue":"2","key":"10.1016\/S1383-7621(96)00073-2_bib11","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/43.259939","article-title":"Automated transformation of algorithms into register-transfer level implementation","volume":"13","author":"Peng","year":"1994","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1016\/S1383-7621(96)00073-2_bib12","series-title":"Proc. of ACM\/IEEE DAC","first-page":"188","article-title":"High-level synthesis from VHDL with exact timing constraints","author":"Stoll","year":"1992"},{"key":"10.1016\/S1383-7621(96)00073-2_bib13","series-title":"Proc. of EURO-DAC EURO-VHDL'92","first-page":"610","article-title":"Flexible timing specification in a VHDL synthesis subset","author":"Stoll","year":"1992"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762196000732?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762196000732?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T02:27:19Z","timestamp":1556591239000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762196000732"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,2]]},"references-count":13,"journal-issue":{"issue":"9-10","published-print":{"date-parts":[[1997,2]]}},"alternative-id":["S1383762196000732"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(96)00073-2","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1997,2]]}}}