{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T13:50:08Z","timestamp":1761486608863},"reference-count":20,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1998,2]]},"DOI":"10.1016\/s1383-7621(97)00011-8","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:26:53Z","timestamp":1027636013000},"page":"311-325","source":"Crossref","is-referenced-by-count":13,"title":["Architectural design of an RISC processor for programmable logic controllers"],"prefix":"10.1016","volume":"44","author":[{"given":"Kyeonghoon","family":"Koo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gab Seon","family":"Rho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wook Hyun","family":"Kwon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehyun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naehyuck","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(97)00011-8_bib1","series-title":"Programmable Controllers \u2014 Operation and Application","author":"Warnock","year":"1988"},{"key":"10.1016\/S1383-7621(97)00011-8_bib2","first-page":"1131","article-title":"Programmable Controllers \u2014 Part 3: Programming Languages","author":"International Electrotechnical Commission","year":"1993"},{"key":"10.1016\/S1383-7621(97)00011-8_bib3","series-title":"Programmable Logic Controllers","author":"Michel","year":"1994"},{"key":"10.1016\/S1383-7621(97)00011-8_bib4","series-title":"Industrial Automation","author":"Pessen","year":"1989"},{"key":"10.1016\/S1383-7621(97)00011-8_bib5","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/37.272781","article-title":"Modeling programmable logic controllers for logic verification","author":"Moon","year":"1994","journal-title":"IEEE Control Syst. Mag."},{"issue":"6","key":"10.1016\/S1383-7621(97)00011-8_bib6","doi-asserted-by":"crossref","first-page":"611","DOI":"10.1109\/41.334578","article-title":"Comparing ladder logic diagrams and petri nets for sequence controller design through a discrete manufacturing system","volume":"41","author":"Venkatesh","year":"1994","journal-title":"IEEE Trans. Industrial Electronics"},{"issue":"2","key":"10.1016\/S1383-7621(97)00011-8_bib7","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/37.206990","article-title":"Design recovery for relay ladder logic","volume":"13","author":"Falcione","year":"1993","journal-title":"IEEE Control Syst. Mag."},{"issue":"7","key":"10.1016\/S1383-7621(97)00011-8_bib8","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1016\/0141-9331(92)90004-D","article-title":"Architecture of a ladder solving processor for programmable controllers","volume":"16","author":"Kim","year":"1992","journal-title":"Microprocessor and Microsystems"},{"key":"10.1016\/S1383-7621(97)00011-8_bib9","series-title":"Proceedings of IEEE International Conference on Fuzzy Systems","first-page":"431","article-title":"A RISC approach to design of fuzzy processor architecture","author":"Watanabe","year":"1992"},{"issue":"6","key":"10.1016\/S1383-7621(97)00011-8_bib10","doi-asserted-by":"crossref","DOI":"10.1016\/0141-9331(90)90106-6","article-title":"RISC design for computer image generation","volume":"14","author":"Anido","year":"1990","journal-title":"Microprocessor and Microsystems"},{"issue":"1\u20135","key":"10.1016\/S1383-7621(97)00011-8_bib11","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1016\/0165-6074(89)90028-8","article-title":"Architecture design of a RISC-processor for prolog","volume":"27","author":"Deussen","year":"1989","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/S1383-7621(97)00011-8_bib12","series-title":"Proceedings of the 1991 IECON","first-page":"884","article-title":"A high-Performance VLSI chip of programmable controller and its language for instrumentation and electrical control","author":"Shimokawa","year":"1991"},{"issue":"4","key":"10.1016\/S1383-7621(97)00011-8_bib13","doi-asserted-by":"crossref","DOI":"10.1109\/12.135557","article-title":"Relating static and dynamic machine code measurements","volume":"41","author":"Davidson","year":"1992","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S1383-7621(97)00011-8_bib14","series-title":"Development of Large Programmable Logic Controller","first-page":"250","year":"1993"},{"key":"10.1016\/S1383-7621(97)00011-8_bib15","year":"1993"},{"key":"10.1016\/S1383-7621(97)00011-8_bib16","series-title":"PLC-5 Programming Software \u2014 Instruction Set Reference","first-page":"A1","year":"1992"},{"key":"10.1016\/S1383-7621(97)00011-8_bib17","first-page":"33","article-title":"Computer Organization and Design: The Hardware\/Software Interface","author":"Patterson","year":"1994"},{"key":"10.1016\/S1383-7621(97)00011-8_bib18","first-page":"89","article-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1990"},{"issue":"10","key":"10.1016\/S1383-7621(97)00011-8_bib19","doi-asserted-by":"crossref","DOI":"10.1016\/0141-9331(96)84161-5","article-title":"Implementation of a RISC microprocessor for programmable controllers","volume":"19","author":"Rho","year":"1995","journal-title":"Microprocessor and Microsystems"},{"issue":"5","key":"10.1016\/S1383-7621(97)00011-8_bib20","doi-asserted-by":"crossref","DOI":"10.1109\/12.4607","article-title":"Implementing precise interrupts in pipelined processors","volume":"37","author":"Smith","year":"1988","journal-title":"IEEE Trans. Comput."}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197000118?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197000118?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T05:59:00Z","timestamp":1555653540000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762197000118"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,2]]},"references-count":20,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1998,2]]}},"alternative-id":["S1383762197000118"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(97)00011-8","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1998,2]]}}}