{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T12:37:24Z","timestamp":1648816644620},"reference-count":5,"publisher":"Elsevier BV","issue":"9-10","license":[{"start":{"date-parts":[[1998,6,1]],"date-time":"1998-06-01T00:00:00Z","timestamp":896659200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1998,6]]},"DOI":"10.1016\/s1383-7621(97)00020-9","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:26:53Z","timestamp":1027636013000},"page":"773-786","source":"Crossref","is-referenced-by-count":0,"title":["An algorithm for clock cycle selection in behavioral synthesis"],"prefix":"10.1016","volume":"44","author":[{"given":"Pedro","family":"Tabuenca","sequence":"first","affiliation":[]},{"given":"Pablo","family":"S\u00e1nchez","sequence":"additional","affiliation":[]},{"given":"Eugenio","family":"Villar","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(97)00020-9_bib1","series-title":"Proceedings of the EURODAC","article-title":"System Clock Estimation based on Clock Slack Minimization","author":"Narayan","year":"1992"},{"key":"10.1016\/S1383-7621(97)00020-9_bib2","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1016\/0165-6074(94)90048-5","article-title":"Clock cycle estimation based on dead time and control Unit area","volume":"40","author":"Mechia","year":"1994","journal-title":"Microprocessing and Micropro-gramming"},{"key":"10.1016\/S1383-7621(97)00020-9_bib3","series-title":"23rd Design Automation Conference","first-page":"263","article-title":"HAL: a multiparadigm approach to automatic data path synthesis","author":"Paulin","year":"1986"},{"key":"10.1016\/S1383-7621(97)00020-9_bib4","doi-asserted-by":"crossref","DOI":"10.1109\/54.199802","article-title":"Estimating the complexity of synthesized designs from FSM specifications","author":"Mitra","year":"1993","journal-title":"IEEE Design and Test"},{"key":"10.1016\/S1383-7621(97)00020-9_bib5","series-title":"Proceedings of the EUROMICRO","first-page":"200 207","article-title":"ULSB: a fast scheduling and binding algorithm for unrestricted libraries inside an rT space exploration strategy","author":"Tabuenca","year":"1994"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197000209?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197000209?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T05:59:10Z","timestamp":1555653550000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762197000209"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,6]]},"references-count":5,"journal-issue":{"issue":"9-10","published-print":{"date-parts":[[1998,6]]}},"alternative-id":["S1383762197000209"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(97)00020-9","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1998,6]]}}}