{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:29:53Z","timestamp":1742797793706},"reference-count":29,"publisher":"Elsevier BV","issue":"12","license":[{"start":{"date-parts":[[1998,9,1]],"date-time":"1998-09-01T00:00:00Z","timestamp":904608000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1998,9]]},"DOI":"10.1016\/s1383-7621(97)00046-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:26:53Z","timestamp":1027636013000},"page":"985-1004","source":"Crossref","is-referenced-by-count":1,"title":["The asynchronous counterflow pipeline bit-serial multiplier"],"prefix":"10.1016","volume":"44","author":[{"given":"M.B.","family":"To\u0161i\u0107","sequence":"first","affiliation":[]},{"given":"M.K.","family":"Stoj\u010dev","sequence":"additional","affiliation":[]},{"given":"D.M.","family":"Maksimovi\u0107","sequence":"additional","affiliation":[]},{"given":"G.Lj.","family":"Djordjevi\u0107","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(97)00046-5_bib1","first-page":"1192","article-title":"Parallel bit-level pipelined VLSI designs for high-speed signal processing","volume":"75","author":"Hatamian","year":"1987"},{"key":"10.1016\/S1383-7621(97)00046-5_bib2","series-title":"Introduction to VLSI Systems","article-title":"System Timing","author":"Seitz","year":"1980"},{"key":"10.1016\/S1383-7621(97)00046-5_bib3","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/4.50308","article-title":"A unified single-phase clocking scheme for VLSI systems","volume":"25","author":"Afghahi","year":"1990","journal-title":"I.E.E.E. Journal of Solid-State Circuits"},{"key":"10.1016\/S1383-7621(97)00046-5_bib4","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/43.184841","article-title":"Designing high-performance digital circuits using wave pipelining: Algorithms and practical experiences","volume":"12","author":"Wong","year":"1993","journal-title":"I.E.E.E. Transactions on CAD of Integrated Circuits and Systems"},{"key":"10.1016\/S1383-7621(97)00046-5_bib5","article-title":"Pipelining communications in large VLSI\/ULSI systems","volume":"2","author":"Audet","year":"1994","journal-title":"I.E.E.E. Transactions on VLSI Systems"},{"key":"10.1016\/S1383-7621(97)00046-5_bib6","first-page":"69","article-title":"Asynchronous design methodologies: An overview","volume":"83","author":"Hauck","year":"1995"},{"key":"10.1016\/S1383-7621(97)00046-5_bib7","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MDT.1994.303847","article-title":"The counter-flow pipeline processor architecture","author":"Sproull","year":"1994","journal-title":"I.E.E.E. Design Test of Computers"},{"key":"10.1016\/S1383-7621(97)00046-5_bib8","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/12.123391","article-title":"Four state asynchronous architectures","volume":"41","author":"McAuley","year":"1992","journal-title":"I.E.E.E. Transactions on Computers"},{"key":"10.1016\/S1383-7621(97)00046-5_bib9","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/54.282445","article-title":"TITAC: Design of a quasi-delay-insensitive microprocessor","author":"Nanya","year":"1994","journal-title":"I.E.E.E. Design Test of Computers"},{"key":"10.1016\/S1383-7621(97)00046-5_bib10","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/92.407007","article-title":"Efficient semicustom micropipeline design","volume":"3","author":"DeGloria","year":"1995","journal-title":"I.E.E.E. Transactions on VLSI Systems"},{"key":"10.1016\/S1383-7621(97)00046-5_bib11","series-title":"VLSI Array Processors","author":"Kung","year":"1988"},{"key":"10.1016\/S1383-7621(97)00046-5_bib12","series-title":"Switching Theory","author":"Miller","year":"1965"},{"key":"10.1016\/S1383-7621(97)00046-5_bib13","doi-asserted-by":"crossref","first-page":"1349","DOI":"10.1109\/12.177306","article-title":"On the delay-sensitivity of gate networks","volume":"41","author":"Brzozowski","year":"1992","journal-title":"I.E.E.E. Transactions on Computers"},{"key":"10.1016\/S1383-7621(97)00046-5_bib14","first-page":"720","article-title":"Micropipelines","volume":"32","author":"Sutherland","year":"1989","journal-title":"Communications of A, C.M."},{"key":"10.1016\/S1383-7621(97)00046-5_bib15","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/54.350688","article-title":"High-level modeling and design of asynchronous interface logic","author":"Yakovlev","year":"1995","journal-title":"I.E.E.E. Design Test of Computers"},{"key":"10.1016\/S1383-7621(97)00046-5_bib16","first-page":"25","article-title":"A correctness criterion for asynchronous circuit validation and optimization","volume":"13","author":"Gopalakrishnan","year":"1994","journal-title":"I.E.E.E. Transactions on CAD of Integrated Circuits and Systems"},{"key":"10.1016\/S1383-7621(97)00046-5_bib17","first-page":"1185","article-title":"Automatic synthesis of asynchronous circuits from high-level specifications","volume":"8","author":"Meng","year":"1989","journal-title":"I.E.E.E. Transactions on CAD"},{"key":"10.1016\/S1383-7621(97)00046-5_bib18","series-title":"International Workshop on Timed Petri-nets","first-page":"199","article-title":"Signal graphs: From self-timed to timed ones","author":"Rosenblum","year":"1985"},{"key":"10.1016\/S1383-7621(97)00046-5_bib19","series-title":"Proceedings of International Conference on CAD (ICCAD)","first-page":"104","article-title":"A unified signal transition graph model for asynchronous control circuit synthesis","author":"Yakovlev","year":"1992"},{"key":"10.1016\/S1383-7621(97)00046-5_bib20","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/43.363124","article-title":"An efficient heuristic procedure for solving the state assignment problem for event-based specifications","volume":"14","author":"Lavagno","year":"1995","journal-title":"I.E.E.E. Transactions on CAD of Integrated Circuits and Systems"},{"key":"10.1016\/S1383-7621(97)00046-5_bib21","series-title":"Self-timed Control of Concurrent Processes","author":"Varshavsky","year":"1990"},{"key":"10.1016\/S1383-7621(97)00046-5_bib22","article-title":"Automatic synthesis of gate-level speed-independent circuits","author":"Beerel","year":"1994"},{"key":"10.1016\/S1383-7621(97)00046-5_bib23","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1016\/0167-9260(93)90035-B","article-title":"Delay-insensitive multi-ring structures","volume":"15","author":"Spars\u00f8","year":"1993","journal-title":"INTEGRATION, the VLSI journal"},{"key":"10.1016\/S1383-7621(97)00046-5_bib24","first-page":"21","article-title":"Novel cell architecture for bit level systolic arrays multiplication","volume":"138","author":"Ait-Boudaoud","year":"1991"},{"key":"10.1016\/S1383-7621(97)00046-5_bib25","series-title":"Computer Architecture \u2014 Concepts and Systems","article-title":"Systematic design approaches for algorithmically specified systolic arrays","author":"Fortes","year":"1988"},{"key":"10.1016\/S1383-7621(97)00046-5_bib26","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1016\/0165-6074(93)90262-J","article-title":"Delay insensitive micro-pipelined combinatorial logic","volume":"36","author":"DeGloria","year":"1993","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/S1383-7621(97)00046-5_bib27","article-title":"Alecsis 2.1 \u2014 Object Oriented Hybrid Simulator","author":"Glozi\u0107","year":"1994"},{"key":"10.1016\/S1383-7621(97)00046-5_bib28","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1080\/00207217508920527","article-title":"Synthesis of multiple input-change hazard-free combinational switching circuits without feedback","volume":"39","author":"Bredeson","year":"1975","journal-title":"International Journal of Electronics"},{"key":"10.1016\/S1383-7621(97)00046-5_bib29","author":"Austria Mikro Systeme International GmbH","year":"1995","journal-title":"2 Micron, 1.2 Micron and 0.8 Micron Standard Cell Databook"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197000465?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197000465?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T05:59:22Z","timestamp":1555653562000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762197000465"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,9]]},"references-count":29,"journal-issue":{"issue":"12","published-print":{"date-parts":[[1998,9]]}},"alternative-id":["S1383762197000465"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(97)00046-5","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1998,9]]}}}