{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T09:37:32Z","timestamp":1648892252825},"reference-count":16,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1998,12,1]],"date-time":"1998-12-01T00:00:00Z","timestamp":912470400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1998,12]]},"DOI":"10.1016\/s1383-7621(97)00084-2","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:33:56Z","timestamp":1049740436000},"page":"305-322","source":"Crossref","is-referenced-by-count":4,"title":["Performance of a context cache for a multithreaded pipeline"],"prefix":"10.1016","volume":"45","author":[{"given":"Amos R","family":"Omondi","sequence":"first","affiliation":[]},{"given":"Michael","family":"Horne","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(97)00084-2_BIB1","doi-asserted-by":"crossref","unstructured":"R. Alverson, The TERA computer system, in: Proc. International Symposium on Supercomputing, ACM, New York, 1990, pp. 1\u20136","DOI":"10.1145\/77726.255132"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB2","doi-asserted-by":"crossref","unstructured":"J.B. Dennis, G.R. Gao, Multithreaded architectures: Principles, projects, and issues, Multithreaded Computer Architecture: A Summary of the State of the Art, Kluwer Academic Publishers, Boston, 1994, pp. 1\u201372","DOI":"10.1007\/978-1-4615-2698-8_1"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB3","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1049\/ip-cdt:19960788","article-title":"Dynamic scheduling in a RISC architecture","volume":"193","author":"Bolychevsky","year":"1996","journal-title":"IEE Proceedings, Computers and Digital Techniques"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB4","doi-asserted-by":"crossref","unstructured":"A.R. Omondi, Ideas for the design of multithreaded pipelines, Multithreaded Computer Architecture: A Summary of the State of the Art, Kluwer Academic Publishers, Boston, 1994, pp. 213\u2013251","DOI":"10.1007\/978-1-4615-2698-8_10"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB5","doi-asserted-by":"crossref","unstructured":"D. Grunwald, R. Neves, Whole-program optimization for time and space efficient threads, in: Proc. 7th International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, New York, 1996, pp. 50\u201359","DOI":"10.1145\/237090.237149"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB6","doi-asserted-by":"crossref","first-page":"752","DOI":"10.1109\/TC.1973.5009154","article-title":"Representation and detection of concurrency using ordering matrices","volume":"22","author":"Tjaden","year":"1973","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB7","unstructured":"M. Horne, Operand-buffering in pipelined machines, M.Sc. Thesis, Department of Computer Science, Victoria University of Wellington, New Zealand, 1995"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB8","doi-asserted-by":"crossref","unstructured":"P.R. Nuth, W.J. Dally, Named state and efficient context switching, Multithreaded Computer Architecture: A Summary of the State of the Art, Kluwer Academic Publishers, Boston, 1994, pp. 201\u2013212","DOI":"10.1007\/978-1-4615-2698-8_9"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB9","doi-asserted-by":"crossref","unstructured":"P.R. Nuth, W.J. Dally, The named-state register file: Implementation and performance, in: Proc. 1st IEEE Symposium on High Performance Computer Architecture, IEEE Press, New York, 1995, pp. 4\u201313","DOI":"10.1109\/HPCA.1995.386560"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB10","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1109\/71.159037","article-title":"Performance tradeoffs in multithreaded processors","volume":"3","author":"Agarwal","year":"1992","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB11","doi-asserted-by":"crossref","unstructured":"R. Thekkath, S.J. Eggers, The effectiveness of multiple hardware contexts, in: Proc. 6th International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, New York, 1994, pp. 328\u2013337","DOI":"10.1145\/195473.195583"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB12","doi-asserted-by":"crossref","unstructured":"D.E. Culler, Multithreading: fundamental limits, potential gains, and alternatives, Multithreaded Computer Architecture: A Summary of the State of the Art, Kluwer Academic Publishers, Boston, 1994, pp. 97\u2013137","DOI":"10.1007\/978-1-4615-2698-8_6"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB13","doi-asserted-by":"crossref","unstructured":"H.H.J. Hum, G.R. Gao, Concurrent execution of heterogeneous threads in the super-actor machine, Multithreaded Computer Architecture: A Summary of the State of the Art, Kluwer Academic Publishers, Boston, 1994, pp. 317\u2013347","DOI":"10.1007\/978-1-4615-2698-8_13"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB14","unstructured":"V. Soundararajan, A. Agarwal, Dribble registers: A mechanism for reducing context switch latency in large-scale multiprocessors, Laboratory for Computer Science, Massachusetts Institute of Technology, 1992"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB15","doi-asserted-by":"crossref","unstructured":"D.E. Culler, M. Gunter, J.C. Lee, Analysis of multithreaded microprocessors under multiprogramming, Multithreaded Computer Architecture: A Summary of the State of the Art, Kluwer Academic Publishers, Boston, 1994, pp. 351\u2013372","DOI":"10.1007\/978-1-4615-2698-8_14"},{"key":"10.1016\/S1383-7621(97)00084-2_BIB16","doi-asserted-by":"crossref","unstructured":"R.A. Iannucci, G.R. Gao, R.H. Halstead, B. Smith, Eds., Multithreaded Computer Architecture: A Summary of the State of the Art, Kluwer Academic Publishers, Boston, 1994","DOI":"10.1007\/978-1-4615-2698-8"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197000842?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197000842?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,29]],"date-time":"2020-01-29T19:27:23Z","timestamp":1580326043000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762197000842"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,12]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1998,12]]}},"alternative-id":["S1383762197000842"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(97)00084-2","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1998,12]]}}}