{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T05:58:58Z","timestamp":1720245538298},"reference-count":4,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1998,2]]},"DOI":"10.1016\/s1383-7621(97)83828-3","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T18:26:53Z","timestamp":1027621613000},"page":"383-387","source":"Crossref","is-referenced-by-count":7,"title":["Two-level pipelined systolic arrays for matrix-vector multiplication"],"prefix":"10.1016","volume":"44","author":[{"given":"Ivan Z.","family":"Milentijevi\u0107","sequence":"first","affiliation":[]},{"given":"Igor Z.","family":"Milovanovi\u0107","sequence":"additional","affiliation":[]},{"given":"Emina I.","family":"Milovanovi\u0107","sequence":"additional","affiliation":[]},{"given":"Milorad B.","family":"To\u0161i\u0107","sequence":"additional","affiliation":[]},{"given":"Mile K.","family":"Stoj\u010dev","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S1383-7621(97)83828-3_bib1","series-title":"Introduction to VLSI Systems","first-page":"271","article-title":"Systolic arrays for VLSI","author":"Kung","year":"1980"},{"key":"10.1016\/S1383-7621(97)83828-3_bib2","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1016\/0167-8191(87)90049-4","article-title":"Optimizing systolic networks by fitting diagonals","volume":"4","author":"Suros","year":"1987","journal-title":"Parallel Comput."},{"key":"10.1016\/S1383-7621(97)83828-3_bib3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1080\/10637199308915431","article-title":"The fastest matrix-vector multiplication","volume":"1","author":"Gusev","year":"1993","journal-title":"Parallel Algorith. Appl."},{"key":"10.1016\/S1383-7621(97)83828-3_bib4","series-title":"Fault-Tolerance through Reconfiguration of VLSI and WSI Arrays","author":"Negrini","year":"1989"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197838283?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762197838283?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,28]],"date-time":"2020-01-28T16:37:20Z","timestamp":1580229440000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762197838283"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,2]]},"references-count":4,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1998,2]]}},"alternative-id":["S1383762197838283"],"URL":"https:\/\/doi.org\/10.1016\/s1383-7621(97)83828-3","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1998,2]]}}}